Go to file
q3k c1fd5a6c12 Working tests 2014-01-04 13:56:21 +01:00
.gitignore Basic CPU working, and some verilator testcases 2014-01-04 13:54:08 +01:00
COPYING First commit - some instructions implemented 2014-01-04 00:35:11 +01:00
Makefile Working tests 2014-01-04 13:56:21 +01:00
README Working tests 2014-01-04 13:56:21 +01:00
cpu.v Basic CPU working, and some verilator testcases 2014-01-04 13:54:08 +01:00
test_main.cpp Basic CPU working, and some verilator testcases 2014-01-04 13:54:08 +01:00

README

A WIP Chip8 Verilog CPU.

May, in the future, contain other components (VGA, SRAM, PS2 and SD card) in order to synthesize this as a console on a Spartan devboard or something.

To run tests:
    make test