q3k/q3kmips
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity
No description
14 commits 1 branch 0 tags 57 KiB
Verilog 72.2%
C++ 18.7%
C 7.9%
Makefile 1.2%
Find a file
Sergiusz 'q3k' Bazański 1e10e49606 Initial dcache, also, license fix
2015-01-09 00:32:42 +01:00
rtl/verilog Initial dcache, also, license fix 2015-01-09 00:32:42 +01:00
test Make verilator like our source 2014-12-16 23:48:25 +01:00
.gitignore First commit. 2014-09-07 15:48:43 +02:00
LICENSE License under BSD 2-clause 2014-12-16 23:15:23 +01:00
pipeline.graphml Pipeline graphml 2014-12-16 17:45:47 +01:00
README.md Add README 2014-12-16 23:14:59 +01:00

README.md

q3kmips

The little MIPS that couldn't.

What is it?

It's a classic-pipeline, hand-crafted, partial MIPS32 implementation. It probably doesn't hold any intristic value, as it's a way for me to learn computer architecture from the ground up.

See pipeline.grphml for a yEd diagram of what this whole thing looks like.

Is it any good?

Not yet, really. It's a work in progress - the Fetch and ICache modules seem to be working and are tested. The decode stage is in progress, the rest is planned.