q3k
/
qfc
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

build: rename power pins

main
q3k 2022-03-19 13:54:09 +01:00
parent 8d104ccd61
commit 68637ccd36
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
build/synthesis/add_power_pins.py
View File

@ -19,16 +19,16 @@ with open(sys.argv[4], "w") as f:
else:
in_declaration = False
f.write("`ifdef USE_POWER_PINS\n")
f.write(" inout VPWR;\n")
f.write(" inout VGND;\n")
f.write(" inout vccd1;\n")
f.write(" inout vssd1;\n")
f.write("`endif\n")
f.write(line + "\n")
else:
if line.startswith(declaration_prefix):
f.write(f"module {name}(\n")
f.write("`ifdef USE_POWER_PINS\n")
f.write(" VPWR,\n")
f.write(" VGND,\n")
f.write(" vccd1,\n")
f.write(" vssd1,\n")
f.write("`endif\n")
f.write(f" " + line[len(declaration_prefix):] + "\n")
in_declaration = True
@ -43,7 +43,7 @@ with open(sys.argv[4], "w") as f:
f.write(line + "\n")
if in_instantiation:
f.write("`ifdef USE_POWER_PINS\n")
f.write(" .VPWR(VPWR),\n")
f.write(" .VGND(VGND),\n")
f.write(" .vccd1(vccd1),\n")
f.write(" .vssd1(vssd1),\n")
f.write("`endif\n")