Go to file
q3k c088a5a072 Add README 2014-12-16 23:14:59 +01:00
rtl/verilog Implement Decode step in top hier 2014-12-16 23:03:53 +01:00
test More tests, also preliminary control unit 2014-12-16 17:45:28 +01:00
.gitignore First commit. 2014-09-07 15:48:43 +02:00
README.md Add README 2014-12-16 23:14:59 +01:00
pipeline.graphml Pipeline graphml 2014-12-16 17:45:47 +01:00

README.md

q3kmips

The little MIPS that couldn't.

What is it?

It's a classic-pipeline, hand-crafted, partial MIPS32 implementation. It probably doesn't hold any intristic value, as it's a way for me to learn computer architecture from the ground up.

See pipeline.grphml for a yEd diagram of what this whole thing looks like.

Is it any good?

Not yet, really. It's a work in progress - the Fetch and ICache modules seem to be working and are tested. The decode stage is in progress, the rest is planned.