127 lines
4.2 KiB
Text
Executable file
127 lines
4.2 KiB
Text
Executable file
CONFIG VCCAUX=3.3;
|
|
NET "*" IOSTANDARD = LVCMOS33;
|
|
#CLOCK
|
|
#NET "clk24m" LOC = "P56";
|
|
NET "clk50m" LOC = "P55";
|
|
|
|
##FLASH
|
|
#NET "cclk" LOC = "P70";
|
|
#NET "flash_cs_n" LOC = "P38";
|
|
#NET "flash_d0" LOC = "P64";
|
|
#NET "flash_d1" LOC = "P65";
|
|
#NET "flash_d2" LOC = "P62";
|
|
#NET "flash_d3" LOC = "P61";
|
|
##IO_A
|
|
NET "uart_rx_pin" LOC = "P123"; #A1
|
|
NET "uart_tx_pin" LOC = "P121"; #A2
|
|
#NET "IO_A3" LOC = "P120";
|
|
#NET "IO_A4" LOC = "P119";
|
|
NET "IO_A5" LOC = "P118";
|
|
#NET "IO_A6" LOC = "P117";
|
|
#NET "IO_A7" LOC = "P116";
|
|
#NET "IO_A8" LOC = "P115";
|
|
#NET "IO_A9" LOC = "P114";
|
|
#NET "IO_A10" LOC = "P112";
|
|
#NET "IO_A11" LOC = "P111";
|
|
#NET "IO_A12" LOC = "P105";
|
|
#NET "IO_A13" LOC = "P104";
|
|
#NET "IO_A14" LOC = "P102";
|
|
#NET "IO_A15" LOC = "P101";
|
|
#NET "IO_A16" LOC = "P100";
|
|
#NET "IO_A17" LOC = "P99" ;
|
|
#NET "IO_A18" LOC = "P98" ;
|
|
#NET "IO_A19" LOC = "P97" ;
|
|
#NET "IO_A20" LOC = "P95" ;
|
|
#NET "IO_A21" LOC = "P94" ;
|
|
#NET "IO_A22" LOC = "P93" ;
|
|
#NET "IO_A23" LOC = "P92" ;
|
|
#NET "IO_A24" LOC = "P88" ;
|
|
#NET "IO_A25" LOC = "P87" ;
|
|
#NET "IO_A26" LOC = "P85" ;
|
|
#NET "IO_A27" LOC = "P84" ;
|
|
#NET "IO_A28" LOC = "P83" ;
|
|
#NET "IO_A29" LOC = "P82" ;
|
|
#NET "IO_A30" LOC = "P81" ;
|
|
#NET "IO_A31" LOC = "P80" ;
|
|
#NET "IO_A32" LOC = "P79" ;
|
|
#NET "IO_A33" LOC = "P78" ;
|
|
#NET "IO_A34" LOC = "P75" ;
|
|
#NET "IO_A35" LOC = "P74" ;
|
|
#NET "IO_A36" LOC = "P67" ;
|
|
#NET "IO_A37" LOC = "P66" ;
|
|
#NET "IO_A38" LOC = "P59" ;
|
|
#NET "IO_A39" LOC = "P58" ;
|
|
#NET "IO_A40" LOC = "P57" ;
|
|
##IO_B
|
|
#NET "IO_B1" LOC = "P124";# KEY1
|
|
NET "reset_n" LOC = "P126"; #LCD_RS, KEY0 //B2
|
|
#NET "IO_B3" LOC = "P127";#LCD_RW, LED0
|
|
#NET "IO_B4" LOC = "P131";#LCD_E , LED1
|
|
#NET "IO_B5" LOC = "P132";#LCD_D0, SEG0
|
|
#NET "IO_B6" LOC = "P133";#LCD_D1, SEG1
|
|
#NET "IO_B7" LOC = "P134";#LCD_D2, SEG2
|
|
#NET "IO_B8" LOC = "P137";#LCD_D3, SEG3
|
|
#NET "IO_B9" LOC = "P138";#LCD_D4, SEG4
|
|
#NET "IO_B10" LOC = "P139";#LCD_D5, SEG5
|
|
#NET "IO_B11" LOC = "P140";#LCD_D6, SEG6
|
|
#NET "IO_B12" LOC = "P141";#LCD_D7, SEG7
|
|
#SDRAM
|
|
NET "sdram_clk" LOC = "P143";
|
|
NET "sdram_cke" LOC = "P144";
|
|
NET "sdram_cs_n" LOC = "P48" ;
|
|
NET "sdram_ras_n" LOC = "P50" ;
|
|
NET "sdram_cas_n" LOC = "P51" ;
|
|
NET "sdram_we_n" LOC = "P35" ;
|
|
NET "sdram_dqm[1]" LOC = "P142";
|
|
NET "sdram_dqm[0]" LOC = "P34" ;
|
|
NET "sdram_ba[1]" LOC = "P46" ;
|
|
NET "sdram_ba[0]" LOC = "P47" ;
|
|
NET "sdram_addr[12]" LOC = "P1" ;
|
|
NET "sdram_addr[11]" LOC = "P2" ;
|
|
NET "sdram_addr[10]" LOC = "P45" ;
|
|
NET "sdram_addr[9]" LOC = "P5" ;
|
|
NET "sdram_addr[8]" LOC = "P6" ;
|
|
NET "sdram_addr[7]" LOC = "P7" ;
|
|
NET "sdram_addr[6]" LOC = "P8" ;
|
|
NET "sdram_addr[5]" LOC = "P9" ;
|
|
NET "sdram_addr[4]" LOC = "P10" ;
|
|
NET "sdram_addr[3]" LOC = "P40" ;
|
|
NET "sdram_addr[2]" LOC = "P41" ;
|
|
NET "sdram_addr[1]" LOC = "P43" ;
|
|
NET "sdram_addr[0]" LOC = "P44" ;
|
|
NET "sdram_dq[15]" LOC = "P22" ;
|
|
NET "sdram_dq[14]" LOC = "P21" ;
|
|
NET "sdram_dq[13]" LOC = "P17" ;
|
|
NET "sdram_dq[12]" LOC = "P16" ;
|
|
NET "sdram_dq[11]" LOC = "P15" ;
|
|
NET "sdram_dq[10]" LOC = "P14" ;
|
|
NET "sdram_dq[9]" LOC = "P12" ;
|
|
NET "sdram_dq[8]" LOC = "P11" ;
|
|
NET "sdram_dq[7]" LOC = "P33" ;
|
|
NET "sdram_dq[6]" LOC = "P32" ;
|
|
NET "sdram_dq[5]" LOC = "P30" ;
|
|
NET "sdram_dq[4]" LOC = "P29" ;
|
|
NET "sdram_dq[3]" LOC = "P27" ;
|
|
NET "sdram_dq[2]" LOC = "P26" ;
|
|
NET "sdram_dq[1]" LOC = "P24" ;
|
|
NET "sdram_dq[0]" LOC = "P23" ;
|
|
#Created by Constraints Editor (xc6slx9-tqg144-2) - 2015/02/24
|
|
#NET "clk50m" TNM_NET = clk50m;
|
|
#TIMESPEC TS_clk50m = PERIOD "clk50m" 50 MHz HIGH 50%;
|
|
|
|
NET "clk50m" TNM_NET = "TNM_CLK50M";
|
|
TIMESPEC "TS_CLK50M" = PERIOD "TNM_CLK50M" 20 ns HIGH 50% PHASE 0;
|
|
|
|
NET "sdram_dq[*]" TNM = SDRAM_PIN_GROUP;
|
|
NET "sdram_addr[*]" TNM = SDRAM_PIN_GROUP;
|
|
NET "sdram_ba[*]" TNM = SDRAM_PIN_GROUP;
|
|
NET "sdram_dqm[*]" TNM = SDRAM_PIN_GROUP;
|
|
NET "sdram_we_n" TNM = SDRAM_PIN_GROUP;
|
|
NET "sdram_cas_n" TNM = SDRAM_PIN_GROUP;
|
|
NET "sdram_ras_n" TNM = SDRAM_PIN_GROUP;
|
|
NET "sdram_cs_n" TNM = SDRAM_PIN_GROUP;
|
|
NET "sdram_cke" TNM = SDRAM_PIN_GROUP;
|
|
NET "sdram_clk" TNM = SDRAM_PIN_GROUP;
|
|
|
|
NET "sdram_dq[*]" OFFSET = IN 4ns VALID 3ns BEFORE "clk50m";
|
|
TIMEGRP SDRAM_PIN_GROUP OFFSET = OUT AFTER "clk50m" REFERENCE_PIN "sdram_clk" RISING;
|