mirror of https://github.com/radex/radmatrix.git
pcb: mux design
parent
899bf5ee78
commit
58b6faa48a
File diff suppressed because it is too large
Load Diff
|
@ -115,9 +115,9 @@
|
||||||
},
|
},
|
||||||
"rules": {
|
"rules": {
|
||||||
"max_error": 0.005,
|
"max_error": 0.005,
|
||||||
"min_clearance": 0.0,
|
"min_clearance": 0.16999999999999998,
|
||||||
"min_connection": 0.0,
|
"min_connection": 0.0,
|
||||||
"min_copper_edge_clearance": 0.5,
|
"min_copper_edge_clearance": 0.39999999999999997,
|
||||||
"min_hole_clearance": 0.25,
|
"min_hole_clearance": 0.25,
|
||||||
"min_hole_to_hole": 0.25,
|
"min_hole_to_hole": 0.25,
|
||||||
"min_microvia_diameter": 0.19999999999999998,
|
"min_microvia_diameter": 0.19999999999999998,
|
||||||
|
@ -125,12 +125,12 @@
|
||||||
"min_resolved_spokes": 2,
|
"min_resolved_spokes": 2,
|
||||||
"min_silk_clearance": 0.0,
|
"min_silk_clearance": 0.0,
|
||||||
"min_text_height": 0.7999999999999999,
|
"min_text_height": 0.7999999999999999,
|
||||||
"min_text_thickness": 0.08,
|
"min_text_thickness": 0.09999999999999999,
|
||||||
"min_through_hole_diameter": 0.3,
|
"min_through_hole_diameter": 0.3,
|
||||||
"min_track_width": 0.0,
|
"min_track_width": 0.0,
|
||||||
"min_via_annular_width": 0.09999999999999999,
|
"min_via_annular_width": 0.09999999999999999,
|
||||||
"min_via_diameter": 0.5,
|
"min_via_diameter": 0.5,
|
||||||
"solder_mask_to_copper_clearance": 0.0,
|
"solder_mask_to_copper_clearance": 0.005,
|
||||||
"use_height_for_length_calcs": true
|
"use_height_for_length_calcs": true
|
||||||
},
|
},
|
||||||
"teardrop_options": [
|
"teardrop_options": [
|
||||||
|
@ -215,10 +215,6 @@
|
||||||
"diameter": 0.0,
|
"diameter": 0.0,
|
||||||
"drill": 0.0
|
"drill": 0.0
|
||||||
},
|
},
|
||||||
{
|
|
||||||
"diameter": 0.5,
|
|
||||||
"drill": 0.3
|
|
||||||
},
|
|
||||||
{
|
{
|
||||||
"diameter": 0.6,
|
"diameter": 0.6,
|
||||||
"drill": 0.3
|
"drill": 0.3
|
||||||
|
@ -482,6 +478,40 @@
|
||||||
"via_drill": 0.3,
|
"via_drill": 0.3,
|
||||||
"wire_width": 6
|
"wire_width": 6
|
||||||
},
|
},
|
||||||
|
{
|
||||||
|
"bus_width": 12,
|
||||||
|
"clearance": 0.2,
|
||||||
|
"diff_pair_gap": 0.25,
|
||||||
|
"diff_pair_via_gap": 0.25,
|
||||||
|
"diff_pair_width": 0.2,
|
||||||
|
"line_style": 0,
|
||||||
|
"microvia_diameter": 0.3,
|
||||||
|
"microvia_drill": 0.1,
|
||||||
|
"name": "Column Output",
|
||||||
|
"pcb_color": "rgb(255, 0, 32)",
|
||||||
|
"schematic_color": "rgb(255, 9, 55)",
|
||||||
|
"track_width": 0.35,
|
||||||
|
"via_diameter": 0.6,
|
||||||
|
"via_drill": 0.3,
|
||||||
|
"wire_width": 6
|
||||||
|
},
|
||||||
|
{
|
||||||
|
"bus_width": 12,
|
||||||
|
"clearance": 0.2,
|
||||||
|
"diff_pair_gap": 0.25,
|
||||||
|
"diff_pair_via_gap": 0.25,
|
||||||
|
"diff_pair_width": 0.2,
|
||||||
|
"line_style": 0,
|
||||||
|
"microvia_diameter": 0.3,
|
||||||
|
"microvia_drill": 0.1,
|
||||||
|
"name": "Parallel Output",
|
||||||
|
"pcb_color": "rgb(206, 3, 255)",
|
||||||
|
"schematic_color": "rgb(250, 12, 255)",
|
||||||
|
"track_width": 0.18,
|
||||||
|
"via_diameter": 0.6,
|
||||||
|
"via_drill": 0.3,
|
||||||
|
"wire_width": 6
|
||||||
|
},
|
||||||
{
|
{
|
||||||
"bus_width": 12,
|
"bus_width": 12,
|
||||||
"clearance": 0.2,
|
"clearance": 0.2,
|
||||||
|
@ -509,6 +539,14 @@
|
||||||
{
|
{
|
||||||
"netclass": "Row Output",
|
"netclass": "Row Output",
|
||||||
"pattern": "/ROW_*"
|
"pattern": "/ROW_*"
|
||||||
|
},
|
||||||
|
{
|
||||||
|
"netclass": "Column Output",
|
||||||
|
"pattern": "/COL_*"
|
||||||
|
},
|
||||||
|
{
|
||||||
|
"netclass": "Parallel Output",
|
||||||
|
"pattern": "/P*"
|
||||||
}
|
}
|
||||||
]
|
]
|
||||||
},
|
},
|
||||||
|
@ -594,7 +632,7 @@
|
||||||
"group_by": false,
|
"group_by": false,
|
||||||
"label": "LCSC",
|
"label": "LCSC",
|
||||||
"name": "LCSC",
|
"name": "LCSC",
|
||||||
"show": false
|
"show": true
|
||||||
},
|
},
|
||||||
{
|
{
|
||||||
"group_by": false,
|
"group_by": false,
|
||||||
|
|
File diff suppressed because it is too large
Load Diff
Loading…
Reference in New Issue