Added sci-electronics/verilator-3.845

master
q3k 2013-03-05 09:09:13 +01:00
parent 43bfabb8a3
commit e7f41181a2
2 changed files with 36 additions and 0 deletions

View File

@ -0,0 +1,2 @@
DIST verilator-3.845.tgz 1873811 SHA256 7372f749b4317332088e1256eee6cb3aed20956e760b650c98007859f15891e7 SHA512 11b0713cefd3a3c0575da5f1410f4ab989a90bcdf566e13c9f7da57c4762e6b70515aa1c4e11cb62d83dc1e25d5326ed67df87580fe716727eef0a0cac4f9767 WHIRLPOOL ec61f1c1ba86a1fd4bb71b3848650c87217a57553ca48598924a76f4e8d8a33202ffafb87ecfc922ccd797de4bf6a56b2b5bf3fda989c68cf89fa2500211230f
EBUILD verilator-3.845.ebuild 693 SHA256 242a90efdd5c084601477ae6fc51520d61fad2a17e5a515b939b4f3217710d6d SHA512 8d53241af82876ca9cfbc77927ec1539bae0182c4a0433a0c2dfcfbc4cbfb6629b8db52cff9e984ccae3b536f26d45d429a8570f2fcf20b87e45927a8e280bce WHIRLPOOL 55b2523727fa17b869a7f4695daa2898e9164050fb4b886f77a81151ef89979fad9539da1b251deffd08946209a6529a07c773d9fe684d89105780224e0f24f2

View File

@ -0,0 +1,34 @@
# Copyright 1999-2013 Gentoo Foundation
# Distributed under the terms of the GNU General Public License v2
# $Header: $
EAPI=4
DESCRIPTION="Verilator is a fast Verilog HDL simulator that compiles
synthesizable Verilog into C++ or SystemC."
HOMEPAGE="http://www.veripool.org/wiki/verilator"
SRC_URI="http://www.veripool.org/ftp/${P}.tgz"
LICENSE="|| ( LGPL-3 Artistic-2 )"
SLOT="0"
KEYWORDS="~amd64"
IUSE="test"
DEPEND="sys-devel/flex
sys-devel/bison
dev-lang/perl
test? ( sys-devel/gdb )"
RDEPEND="dev-lang/perl"
src_configure() {
econf
}
src_install() {
emake DESTDIR="${D}" install
dodoc Changes README TODO
dohtml internals.html verilator.html
}
src_test() {
emake -j1 test
}