Zhao Yakui f059d2ad69 drm: Add the basic check for the detailed timing in EDID ... Sometimes we will get the incorrect display modeline when parsing the detailed timing in EDID. For example: >hsync/vsync width is zero >sync is beyond the blank. So add the basic check for the detailed timing in EDID to avoid the incorrect display modeline. Signed-off-by: Zhao Yakui <yakui.zhao@intel.com> Signed-off-by: Dave Airlie <airlied@redhat.com>		2009-10-16 08:49:27 +10:00
..
drm	drm: Add the basic check for the detailed timing in EDID	2009-10-16 08:49:27 +10:00
Makefile