dc825b1790
This implements support for hardware-managed IRQ balancing as implemented by SH-X3 cores (presently only hooked up for SH7786, but can probably be carried over to other SH-X3 cores, too). CPUs need to specify their distribution register along with the mask definitions, as these follow the same format. Peripheral IRQs that don't opt out of balancing will be automatically distributed at the whim of the hardware block, while each CPU needs to verify whether it is handling the IRQ or not, especially before clearing the mask. Signed-off-by: Paul Mundt <lethal@linux-sh.org> |
||
|---|---|---|
| .. | ||
| irq | ||
| sh2 | ||
| sh2a | ||
| sh3 | ||
| sh4 | ||
| sh4a | ||
| sh5 | ||
| shmobile | ||
| adc.c | ||
| clock-cpg.c | ||
| clock.c | ||
| fpu.c | ||
| hwblk.c | ||
| init.c | ||
| Makefile | ||