777f9bebad
The Marvell Loki (88RC8480) is an ARM SoC based on a Feroceon CPU core running at between 400 MHz and 1.0 GHz, and features a 64 bit DDR controller, 512K of internal SRAM, two x4 PCI-Express ports, two Gigabit Ethernet ports, two 4x SAS/SATA controllers, two UARTs, two TWSI controllers, and IDMA/XOR engines. This patch adds support for the Marvell LB88RC8480 Development Board, enabling the use of the PCIe interfaces, the ethernet interfaces, the TWSI interfaces and the UARTs. Signed-off-by: Lennert Buytenhek <buytenh@marvell.com>
97 lines
2.9 KiB
C
97 lines
2.9 KiB
C
/*
|
|
* include/asm-arm/arch-loki/loki.h
|
|
*
|
|
* Generic definitions for Marvell Loki (88RC8480) SoC flavors
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public
|
|
* License version 2. This program is licensed "as is" without any
|
|
* warranty of any kind, whether express or implied.
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_LOKI_H
|
|
#define __ASM_ARCH_LOKI_H
|
|
|
|
/*
|
|
* Marvell Loki (88RC8480) address maps.
|
|
*
|
|
* phys
|
|
* d0000000 on-chip peripheral registers
|
|
* e0000000 PCIe 0 Memory space
|
|
* e8000000 PCIe 1 Memory space
|
|
* f0000000 PCIe 0 I/O space
|
|
* f0100000 PCIe 1 I/O space
|
|
*
|
|
* virt phys size
|
|
* fed00000 d0000000 1M on-chip peripheral registers
|
|
* fee00000 f0000000 64K PCIe 0 I/O space
|
|
* fef00000 f0100000 64K PCIe 1 I/O space
|
|
*/
|
|
|
|
#define LOKI_REGS_PHYS_BASE 0xd0000000
|
|
#define LOKI_REGS_VIRT_BASE 0xfed00000
|
|
#define LOKI_REGS_SIZE SZ_1M
|
|
|
|
#define LOKI_PCIE0_IO_PHYS_BASE 0xf0000000
|
|
#define LOKI_PCIE0_IO_VIRT_BASE 0xfee00000
|
|
#define LOKI_PCIE0_IO_BUS_BASE 0x00000000
|
|
#define LOKI_PCIE0_IO_SIZE SZ_64K
|
|
|
|
#define LOKI_PCIE1_IO_PHYS_BASE 0xf0100000
|
|
#define LOKI_PCIE1_IO_VIRT_BASE 0xfef00000
|
|
#define LOKI_PCIE1_IO_BUS_BASE 0x00000000
|
|
#define LOKI_PCIE1_IO_SIZE SZ_64K
|
|
|
|
#define LOKI_PCIE0_MEM_PHYS_BASE 0xe0000000
|
|
#define LOKI_PCIE0_MEM_SIZE SZ_128M
|
|
|
|
#define LOKI_PCIE1_MEM_PHYS_BASE 0xe8000000
|
|
#define LOKI_PCIE1_MEM_SIZE SZ_128M
|
|
|
|
/*
|
|
* Register Map
|
|
*/
|
|
#define DEV_BUS_PHYS_BASE (LOKI_REGS_PHYS_BASE | 0x10000)
|
|
#define DEV_BUS_VIRT_BASE (LOKI_REGS_VIRT_BASE | 0x10000)
|
|
#define UART0_PHYS_BASE (DEV_BUS_PHYS_BASE | 0x2000)
|
|
#define UART0_VIRT_BASE (DEV_BUS_VIRT_BASE | 0x2000)
|
|
#define UART1_PHYS_BASE (DEV_BUS_PHYS_BASE | 0x2100)
|
|
#define UART1_VIRT_BASE (DEV_BUS_VIRT_BASE | 0x2100)
|
|
|
|
#define BRIDGE_VIRT_BASE (LOKI_REGS_VIRT_BASE | 0x20000)
|
|
#define BRIDGE_REG(x) (BRIDGE_VIRT_BASE | (x))
|
|
#define RSTOUTn_MASK (BRIDGE_VIRT_BASE | 0x0108)
|
|
#define SOFT_RESET_OUT_EN 0x00000004
|
|
#define SYSTEM_SOFT_RESET (BRIDGE_VIRT_BASE | 0x010c)
|
|
#define SOFT_RESET 0x00000001
|
|
#define BRIDGE_CAUSE (BRIDGE_VIRT_BASE | 0x0110)
|
|
#define BRIDGE_MASK (BRIDGE_VIRT_BASE | 0x0114)
|
|
#define BRIDGE_INT_TIMER0 0x0002
|
|
#define BRIDGE_INT_TIMER1 0x0004
|
|
#define BRIDGE_INT_TIMER1_CLR 0x0004
|
|
#define IRQ_VIRT_BASE (BRIDGE_VIRT_BASE | 0x0200)
|
|
#define IRQ_CAUSE_OFF 0x0000
|
|
#define IRQ_MASK_OFF 0x0004
|
|
#define TIMER_VIRT_BASE (BRIDGE_VIRT_BASE | 0x0300)
|
|
|
|
#define PCIE0_VIRT_BASE (LOKI_REGS_VIRT_BASE | 0x30000)
|
|
|
|
#define PCIE1_VIRT_BASE (LOKI_REGS_VIRT_BASE | 0x40000)
|
|
|
|
#define SAS0_PHYS_BASE (LOKI_REGS_PHYS_BASE | 0x80000)
|
|
|
|
#define SAS1_PHYS_BASE (LOKI_REGS_PHYS_BASE | 0x90000)
|
|
|
|
#define GE0_PHYS_BASE (LOKI_REGS_PHYS_BASE | 0xa0000)
|
|
#define GE0_VIRT_BASE (LOKI_REGS_VIRT_BASE | 0xa0000)
|
|
|
|
#define GE1_PHYS_BASE (LOKI_REGS_PHYS_BASE | 0xb0000)
|
|
#define GE1_VIRT_BASE (LOKI_REGS_VIRT_BASE | 0xb0000)
|
|
|
|
#define DDR_VIRT_BASE (LOKI_REGS_VIRT_BASE | 0xf0000)
|
|
#define DDR_REG(x) (DDR_VIRT_BASE | (x))
|
|
|
|
|
|
#define GPIO_MAX 8
|
|
|
|
|
|
#endif
|