c53c9cf60e
Add core support for the Kendin/Micrel KS8695 processor family. It is an ARM922-T based SoC with integrated USART, 4-port Ethernet Switch, WAN Ethernet port, and optional PCI Host bridge, etc. http://www.micrel.com/page.do?page=product-info/sys_on_chip.jsp This patch is based on earlier patches from Lennert Buytenhek, Ben Dooks and Greg Ungerer posted to the arm-linux-kernel mailing list in March 2006; and Micrel's 2.6.9 port. Signed-off-by: Andrew Victor <andrew@sanpeople.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
53 lines
2 KiB
C
53 lines
2 KiB
C
/*
|
|
* include/asm-arm/arch-ks8695/regs-pci.h
|
|
*
|
|
* Copyright (C) 2006 Ben Dooks <ben@simtec.co.uk>
|
|
* Copyright (C) 2006 Simtec Electronics
|
|
*
|
|
* KS8695 - PCI bridge registers and bit definitions.
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public
|
|
* License version 2. This program is licensed "as is" without any
|
|
* warranty of any kind, whether express or implied.
|
|
*/
|
|
|
|
#define KS8695_PCI_OFFSET (0xF0000 + 0x2000)
|
|
#define KS8695_PCI_VA (KS8695_IO_VA + KS8695_PCI_OFFSET)
|
|
#define KS8695_PCI_PA (KS8695_IO_PA + KS8695_PCI_OFFSET)
|
|
|
|
|
|
#define KS8695_CRCFID (0x000) /* Configuration: Identification */
|
|
#define KS8695_CRCFCS (0x004) /* Configuration: Command and Status */
|
|
#define KS8695_CRCFRV (0x008) /* Configuration: Revision */
|
|
#define KS8695_CRCFLT (0x00C) /* Configuration: Latency Timer */
|
|
#define KS8695_CRCBMA (0x010) /* Configuration: Base Memory Address */
|
|
#define KS8695_CRCSID (0x02C) /* Configuration: Subsystem ID */
|
|
#define KS8695_CRCFIT (0x03C) /* Configuration: Interrupt */
|
|
#define KS8695_PBCA (0x100) /* Bridge Configuration Address */
|
|
#define KS8695_PBCD (0x104) /* Bridge Configuration Data */
|
|
#define KS8695_PBM (0x200) /* Bridge Mode */
|
|
#define KS8695_PBCS (0x204) /* Bridge Control and Status */
|
|
#define KS8695_PMBA (0x208) /* Bridge Memory Base Address */
|
|
#define KS8695_PMBAC (0x20C) /* Bridge Memory Base Address Control */
|
|
#define KS8695_PMBAM (0x210) /* Bridge Memory Base Address Mask */
|
|
#define KS8695_PMBAT (0x214) /* Bridge Memory Base Address Translation */
|
|
#define KS8695_PIOBA (0x218) /* Bridge I/O Base Address */
|
|
#define KS8695_PIOBAC (0x21C) /* Bridge I/O Base Address Control */
|
|
#define KS8695_PIOBAM (0x220) /* Bridge I/O Base Address Mask */
|
|
#define KS8695_PIOBAT (0x224) /* Bridge I/O Base Address Translation */
|
|
|
|
|
|
/* Configuration: Identification */
|
|
|
|
/* Configuration: Command and Status */
|
|
|
|
/* Configuration: Revision */
|
|
|
|
|
|
|
|
#define CFRV_GUEST (1 << 23)
|
|
|
|
#define PBCA_TYPE1 (1)
|
|
#define PBCA_ENABLE (1 << 31)
|
|
|
|
|