4af92e7a68
The code located at arch/mips/lantiq/ included module.h to be able to use the EXPORT_SYMBOL* macros. These can now be directly included using export.h. Signed-off-by: John Crispin <blogic@openwrt.org> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/2937/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
120 lines
2.6 KiB
C
120 lines
2.6 KiB
C
/*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published
|
|
* by the Free Software Foundation.
|
|
*
|
|
* Copyright (C) 2010 John Crispin <blogic@openwrt.org>
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/export.h>
|
|
#include <linux/types.h>
|
|
#include <linux/string.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/reboot.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/leds.h>
|
|
#include <linux/etherdevice.h>
|
|
#include <linux/time.h>
|
|
#include <linux/io.h>
|
|
#include <linux/gpio.h>
|
|
|
|
#include <asm/bootinfo.h>
|
|
#include <asm/irq.h>
|
|
|
|
#include <lantiq_soc.h>
|
|
|
|
#include "devices.h"
|
|
|
|
/* nor flash */
|
|
static struct resource ltq_nor_resource = {
|
|
.name = "nor",
|
|
.start = LTQ_FLASH_START,
|
|
.end = LTQ_FLASH_START + LTQ_FLASH_MAX - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
};
|
|
|
|
static struct platform_device ltq_nor = {
|
|
.name = "ltq_nor",
|
|
.resource = <q_nor_resource,
|
|
.num_resources = 1,
|
|
};
|
|
|
|
void __init ltq_register_nor(struct physmap_flash_data *data)
|
|
{
|
|
ltq_nor.dev.platform_data = data;
|
|
platform_device_register(<q_nor);
|
|
}
|
|
|
|
/* watchdog */
|
|
static struct resource ltq_wdt_resource = {
|
|
.name = "watchdog",
|
|
.start = LTQ_WDT_BASE_ADDR,
|
|
.end = LTQ_WDT_BASE_ADDR + LTQ_WDT_SIZE - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
};
|
|
|
|
void __init ltq_register_wdt(void)
|
|
{
|
|
platform_device_register_simple("ltq_wdt", 0, <q_wdt_resource, 1);
|
|
}
|
|
|
|
/* asc ports */
|
|
static struct resource ltq_asc0_resources[] = {
|
|
{
|
|
.name = "asc0",
|
|
.start = LTQ_ASC0_BASE_ADDR,
|
|
.end = LTQ_ASC0_BASE_ADDR + LTQ_ASC_SIZE - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
IRQ_RES(tx, LTQ_ASC_TIR(0)),
|
|
IRQ_RES(rx, LTQ_ASC_RIR(0)),
|
|
IRQ_RES(err, LTQ_ASC_EIR(0)),
|
|
};
|
|
|
|
static struct resource ltq_asc1_resources[] = {
|
|
{
|
|
.name = "asc1",
|
|
.start = LTQ_ASC1_BASE_ADDR,
|
|
.end = LTQ_ASC1_BASE_ADDR + LTQ_ASC_SIZE - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
IRQ_RES(tx, LTQ_ASC_TIR(1)),
|
|
IRQ_RES(rx, LTQ_ASC_RIR(1)),
|
|
IRQ_RES(err, LTQ_ASC_EIR(1)),
|
|
};
|
|
|
|
void __init ltq_register_asc(int port)
|
|
{
|
|
switch (port) {
|
|
case 0:
|
|
platform_device_register_simple("ltq_asc", 0,
|
|
ltq_asc0_resources, ARRAY_SIZE(ltq_asc0_resources));
|
|
break;
|
|
case 1:
|
|
platform_device_register_simple("ltq_asc", 1,
|
|
ltq_asc1_resources, ARRAY_SIZE(ltq_asc1_resources));
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
}
|
|
|
|
#ifdef CONFIG_PCI
|
|
/* pci */
|
|
static struct platform_device ltq_pci = {
|
|
.name = "ltq_pci",
|
|
.num_resources = 0,
|
|
};
|
|
|
|
void __init ltq_register_pci(struct ltq_pci_data *data)
|
|
{
|
|
ltq_pci.dev.platform_data = data;
|
|
platform_device_register(<q_pci);
|
|
}
|
|
#else
|
|
void __init ltq_register_pci(struct ltq_pci_data *data)
|
|
{
|
|
pr_err("kernel is compiled without PCI support\n");
|
|
}
|
|
#endif
|