d3dce3d676
Ignoring the last page when ddr size is 128M. Cached accesses to last page is causing the processor to prefetch using address above 128M stepping out of the ddr address space. Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de> Patchwork: http://patchwork.linux-mips.org/patch/4365 Signed-off-by: John Crispin <blogic@openwrt.org> |
||
|---|---|---|
| .. | ||
| Kconfig | ||
| Makefile | ||
| Platform | ||
| gpio.c | ||
| irq.c | ||
| nvram.c | ||
| prom.c | ||
| serial.c | ||
| setup.c | ||
| sprom.c | ||
| time.c | ||
| wgt634u.c | ||