8159df72d4
The following series implements basic board support for the kmeter1 board from keymile, based on a MPC8360. This series provides the following functionality: - The board can boot with a serial console on UART1 - Ethernet: UCC1 in RGMII mode UCC2 in RGMII mode UCC4 in RMII mode UCC5 in RMII mode UCC6 in RMII mode UCC7 in RMII mode UCC8 in RMII mode following patch is necessary for working UCC in RMII mode: http://lists.ozlabs.org/pipermail/linuxppc-dev/2009-April/070804.html - Flash accessed via MTD layer On this hardware there is an Intel P30 flash, following patch series is necessary for working with this hardware: http://lists.ozlabs.org/pipermail/linuxppc-dev/2009-April/070624.html - I2C using I2C Bus 1 from the MPC8360 cpu Signed-off-by: Heiko Schocher <hs@denx.de> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
191 lines
4.4 KiB
C
191 lines
4.4 KiB
C
/*
|
|
* Copyright 2008 DENX Software Engineering GmbH
|
|
* Author: Heiko Schocher <hs@denx.de>
|
|
*
|
|
* Description:
|
|
* Keymile KMETER1 board specific routines.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*/
|
|
|
|
#include <linux/stddef.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/init.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/reboot.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/kdev_t.h>
|
|
#include <linux/major.h>
|
|
#include <linux/console.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/seq_file.h>
|
|
#include <linux/root_dev.h>
|
|
#include <linux/initrd.h>
|
|
#include <linux/of_platform.h>
|
|
#include <linux/of_device.h>
|
|
|
|
#include <asm/system.h>
|
|
#include <asm/atomic.h>
|
|
#include <asm/time.h>
|
|
#include <asm/io.h>
|
|
#include <asm/machdep.h>
|
|
#include <asm/ipic.h>
|
|
#include <asm/irq.h>
|
|
#include <asm/prom.h>
|
|
#include <asm/udbg.h>
|
|
#include <sysdev/fsl_soc.h>
|
|
#include <sysdev/fsl_pci.h>
|
|
#include <asm/qe.h>
|
|
#include <asm/qe_ic.h>
|
|
|
|
#include "mpc83xx.h"
|
|
|
|
#define SVR_REV(svr) (((svr) >> 0) & 0xFFFF) /* Revision field */
|
|
/* ************************************************************************
|
|
*
|
|
* Setup the architecture
|
|
*
|
|
*/
|
|
static void __init kmeter1_setup_arch(void)
|
|
{
|
|
struct device_node *np;
|
|
|
|
if (ppc_md.progress)
|
|
ppc_md.progress("kmeter1_setup_arch()", 0);
|
|
|
|
#ifdef CONFIG_PCI
|
|
for_each_compatible_node(np, "pci", "fsl,mpc8349-pci")
|
|
mpc83xx_add_bridge(np);
|
|
#endif
|
|
|
|
#ifdef CONFIG_QUICC_ENGINE
|
|
qe_reset();
|
|
|
|
np = of_find_node_by_name(NULL, "par_io");
|
|
if (np != NULL) {
|
|
par_io_init(np);
|
|
of_node_put(np);
|
|
|
|
for (np = NULL; (np = of_find_node_by_name(np, "ucc")) != NULL;)
|
|
par_io_of_config(np);
|
|
}
|
|
|
|
np = of_find_compatible_node(NULL, "network", "ucc_geth");
|
|
if (np != NULL) {
|
|
uint svid;
|
|
|
|
/* handle mpc8360ea rev.2.1 erratum 2: RGMII Timing */
|
|
svid = mfspr(SPRN_SVR);
|
|
if (SVR_REV(svid) == 0x0021) {
|
|
struct device_node *np_par;
|
|
struct resource res;
|
|
void __iomem *base;
|
|
int ret;
|
|
|
|
np_par = of_find_node_by_name(NULL, "par_io");
|
|
if (np_par == NULL) {
|
|
printk(KERN_WARNING "%s couldn;t find par_io node\n",
|
|
__func__);
|
|
return;
|
|
}
|
|
/* Map Parallel I/O ports registers */
|
|
ret = of_address_to_resource(np_par, 0, &res);
|
|
if (ret) {
|
|
printk(KERN_WARNING "%s couldn;t map par_io registers\n",
|
|
__func__);
|
|
return;
|
|
}
|
|
base = ioremap(res.start, res.end - res.start + 1);
|
|
|
|
/*
|
|
* IMMR + 0x14A8[4:5] = 11 (clk delay for UCC 2)
|
|
* IMMR + 0x14A8[18:19] = 11 (clk delay for UCC 1)
|
|
*/
|
|
setbits32((base + 0xa8), 0x0c003000);
|
|
|
|
/*
|
|
* IMMR + 0x14AC[20:27] = 10101010
|
|
* (data delay for both UCC's)
|
|
*/
|
|
clrsetbits_be32((base + 0xac), 0xff0, 0xaa0);
|
|
iounmap(base);
|
|
of_node_put(np_par);
|
|
}
|
|
of_node_put(np);
|
|
}
|
|
#endif /* CONFIG_QUICC_ENGINE */
|
|
}
|
|
|
|
static struct of_device_id kmeter_ids[] = {
|
|
{ .type = "soc", },
|
|
{ .compatible = "soc", },
|
|
{ .compatible = "simple-bus", },
|
|
{ .type = "qe", },
|
|
{ .compatible = "fsl,qe", },
|
|
{},
|
|
};
|
|
|
|
static int __init kmeter_declare_of_platform_devices(void)
|
|
{
|
|
/* Publish the QE devices */
|
|
of_platform_bus_probe(NULL, kmeter_ids, NULL);
|
|
|
|
return 0;
|
|
}
|
|
machine_device_initcall(kmeter1, kmeter_declare_of_platform_devices);
|
|
|
|
static void __init kmeter1_init_IRQ(void)
|
|
{
|
|
struct device_node *np;
|
|
|
|
np = of_find_compatible_node(NULL, NULL, "fsl,pq2pro-pic");
|
|
if (!np) {
|
|
np = of_find_node_by_type(NULL, "ipic");
|
|
if (!np)
|
|
return;
|
|
}
|
|
|
|
ipic_init(np, 0);
|
|
|
|
/* Initialize the default interrupt mapping priorities,
|
|
* in case the boot rom changed something on us.
|
|
*/
|
|
ipic_set_default_priority();
|
|
of_node_put(np);
|
|
|
|
#ifdef CONFIG_QUICC_ENGINE
|
|
np = of_find_compatible_node(NULL, NULL, "fsl,qe-ic");
|
|
if (!np) {
|
|
np = of_find_node_by_type(NULL, "qeic");
|
|
if (!np)
|
|
return;
|
|
}
|
|
qe_ic_init(np, 0, qe_ic_cascade_low_ipic, qe_ic_cascade_high_ipic);
|
|
of_node_put(np);
|
|
#endif /* CONFIG_QUICC_ENGINE */
|
|
}
|
|
|
|
/*
|
|
* Called very early, MMU is off, device-tree isn't unflattened
|
|
*/
|
|
static int __init kmeter1_probe(void)
|
|
{
|
|
unsigned long root = of_get_flat_dt_root();
|
|
|
|
return of_flat_dt_is_compatible(root, "keymile,KMETER1");
|
|
}
|
|
|
|
define_machine(kmeter1) {
|
|
.name = "KMETER1",
|
|
.probe = kmeter1_probe,
|
|
.setup_arch = kmeter1_setup_arch,
|
|
.init_IRQ = kmeter1_init_IRQ,
|
|
.get_irq = ipic_get_irq,
|
|
.restart = mpc83xx_restart,
|
|
.time_init = mpc83xx_time_init,
|
|
.calibrate_decr = generic_calibrate_decr,
|
|
.progress = udbg_progress,
|
|
};
|