be297f0374
This patch modifies the following. 1. Moves the SROM controller mapping from S5PV210 specific code to S5P common code. The SROM controller mapping can be used for all S5P SoCs. 2. Define the SROM controller physical address for S5P64X0, S5P6442, S5PC100, S5PV210 and S5PV310. Signed-off-by: Thomas Abraham <thomas.ab@samsung.com> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
71 lines
1.8 KiB
C
71 lines
1.8 KiB
C
/* linux/arch/arm/mach-s5p6442/include/mach/map.h
|
|
*
|
|
* Copyright (c) 2010 Samsung Electronics Co., Ltd.
|
|
* http://www.samsung.com/
|
|
*
|
|
* S5P6442 - Memory map definitions
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_MAP_H
|
|
#define __ASM_ARCH_MAP_H __FILE__
|
|
|
|
#include <plat/map-base.h>
|
|
#include <plat/map-s5p.h>
|
|
|
|
#define S5P6442_PA_CHIPID (0xE0000000)
|
|
#define S5P_PA_CHIPID S5P6442_PA_CHIPID
|
|
|
|
#define S5P6442_PA_SYSCON (0xE0100000)
|
|
#define S5P_PA_SYSCON S5P6442_PA_SYSCON
|
|
|
|
#define S5P6442_PA_GPIO (0xE0200000)
|
|
|
|
#define S5P6442_PA_VIC0 (0xE4000000)
|
|
#define S5P6442_PA_VIC1 (0xE4100000)
|
|
#define S5P6442_PA_VIC2 (0xE4200000)
|
|
|
|
#define S5P6442_PA_SROMC (0xE7000000)
|
|
#define S5P_PA_SROMC S5P6442_PA_SROMC
|
|
|
|
#define S5P6442_PA_MDMA 0xE8000000
|
|
#define S5P6442_PA_PDMA 0xE9000000
|
|
|
|
#define S5P6442_PA_TIMER (0xEA000000)
|
|
#define S5P_PA_TIMER S5P6442_PA_TIMER
|
|
|
|
#define S5P6442_PA_SYSTIMER (0xEA100000)
|
|
|
|
#define S5P6442_PA_WATCHDOG (0xEA200000)
|
|
|
|
#define S5P6442_PA_UART (0xEC000000)
|
|
|
|
#define S5P_PA_UART0 (S5P6442_PA_UART + 0x0)
|
|
#define S5P_PA_UART1 (S5P6442_PA_UART + 0x400)
|
|
#define S5P_PA_UART2 (S5P6442_PA_UART + 0x800)
|
|
#define S5P_SZ_UART SZ_256
|
|
|
|
#define S5P6442_PA_IIC0 (0xEC100000)
|
|
|
|
#define S5P6442_PA_SDRAM (0x20000000)
|
|
#define S5P_PA_SDRAM S5P6442_PA_SDRAM
|
|
|
|
#define S5P6442_PA_SPI 0xEC300000
|
|
|
|
/* I2S */
|
|
#define S5P6442_PA_I2S0 0xC0B00000
|
|
#define S5P6442_PA_I2S1 0xF2200000
|
|
|
|
/* PCM */
|
|
#define S5P6442_PA_PCM0 0xF2400000
|
|
#define S5P6442_PA_PCM1 0xF2500000
|
|
|
|
/* compatibiltiy defines. */
|
|
#define S3C_PA_WDT S5P6442_PA_WATCHDOG
|
|
#define S3C_PA_UART S5P6442_PA_UART
|
|
#define S3C_PA_IIC S5P6442_PA_IIC0
|
|
|
|
#endif /* __ASM_ARCH_MAP_H */
|