32dec75349
The Tegra code-base has contained both a legacy DMA and a dmaengine driver since v3.6-rcX. This series flips Tegra's defconfig to enable dmaengine rather than the legacy driver, and removes the legacy driver and all client code. The branch is based on v3.6-rc6 in order to pick up a bug-fix to the ASoC Tegra PCM driver that's required for audio to work correctly when using dmaengine. -----BEGIN PGP SIGNATURE----- Version: GnuPG v1.4.10 (GNU/Linux) iQIcBAABAgAGBQJQV0gxAAoJEMzrak5tbycx9mIP/0uU4fVrAyIgbRkJ7nrPS/K7 vRKEfYJlXqr4zM79i3flpD/QPK6ImWcj0RptrdU3851yjVGkSehp8wbozKoBVDXQ ZqPEBG039Vshmum/AD6Km3LSl4LBYurNJp/OC7ms5r0jIsU2IxZYaoofLGPXmgwn LTlsG35Y/Bug6P4bbSNPhR/9CFAe695oQgvkIMnYROwVZTmQwu7Xh1CE2moKMEJN top1Z3tZ+gtbb84eU1KR9BSNXAhQi7S7d4vWJe3RjnrhuSTVMIxiyNZSFjt8DrLL 7THzpmY/K2qV9k6CAO7bTl9X6m9cw8j+IbN6Ljc1NjbBiMcFe3TQRwFXicmt/Pma VPjppGIfTUzC9WJI5Tj8GOV6I6B6X5oCSILcXjeJpNE3TEvdLnVXhiclbhiVuB/0 j9x0+w1SMfRr8RtsMvZyZHy1XQ+WJg/rXojGxLEsKJrZmmJ7yRkfqIr/Q9nSrh87 KYHhy8lsOuSPXq1qEVKQLwenc1VPbbDcDow1fBURPmz1CFCvNnR/mWtY2uCu5gk/ XPcqZu5I/T7DlrNGTfYCZbOow67tfHgAxW5MYLPXV+Fqkj1l9EimUGW5fIq7S6bA 2ouTuCS1e79d9kFLjgAzdbfqtdjy93v7G5vlBV7gUIrMg5PtGnQvQK9ab/YzasOt XtP5p/eeV8NDo3MCw3+b =4eRL -----END PGP SIGNATURE----- Merge tag 'tegra-for-3.7-dmaengine' of git://git.kernel.org/pub/scm/linux/kernel/git/swarren/linux-tegra into next/cleanup ARM: tegra: switch to dmaengine The Tegra code-base has contained both a legacy DMA and a dmaengine driver since v3.6-rcX. This series flips Tegra's defconfig to enable dmaengine rather than the legacy driver, and removes the legacy driver and all client code. * tag 'tegra-for-3.7-dmaengine' of git://git.kernel.org/pub/scm/linux/kernel/git/swarren/linux-tegra: ASoC: tegra: remove support of legacy DMA driver based access spi: tegra: remove support of legacy DMA driver based access ARM: tegra: apbio: remove support of legacy DMA driver based access ARM: tegra: dma: remove legacy APB DMA driver ARM: tegra: config: enable dmaengine based APB DMA driver + sync to 3.6-rc6
116 lines
3 KiB
Text
116 lines
3 KiB
Text
if ARCH_TEGRA
|
|
|
|
comment "NVIDIA Tegra options"
|
|
|
|
config ARCH_TEGRA_2x_SOC
|
|
bool "Enable support for Tegra20 family"
|
|
select CPU_V7
|
|
select ARM_GIC
|
|
select ARCH_REQUIRE_GPIOLIB
|
|
select PINCTRL
|
|
select PINCTRL_TEGRA20
|
|
select USB_ARCH_HAS_EHCI if USB_SUPPORT
|
|
select USB_ULPI if USB
|
|
select USB_ULPI_VIEWPORT if USB_SUPPORT
|
|
select ARM_ERRATA_720789
|
|
select ARM_ERRATA_742230
|
|
select ARM_ERRATA_751472
|
|
select ARM_ERRATA_754327
|
|
select ARM_ERRATA_764369
|
|
select PL310_ERRATA_727915 if CACHE_L2X0
|
|
select PL310_ERRATA_769419 if CACHE_L2X0
|
|
select CPU_FREQ_TABLE if CPU_FREQ
|
|
help
|
|
Support for NVIDIA Tegra AP20 and T20 processors, based on the
|
|
ARM CortexA9MP CPU and the ARM PL310 L2 cache controller
|
|
|
|
config ARCH_TEGRA_3x_SOC
|
|
bool "Enable support for Tegra30 family"
|
|
select CPU_V7
|
|
select ARM_GIC
|
|
select ARCH_REQUIRE_GPIOLIB
|
|
select PINCTRL
|
|
select PINCTRL_TEGRA30
|
|
select USB_ARCH_HAS_EHCI if USB_SUPPORT
|
|
select USB_ULPI if USB
|
|
select USB_ULPI_VIEWPORT if USB_SUPPORT
|
|
select ARM_ERRATA_743622
|
|
select ARM_ERRATA_751472
|
|
select ARM_ERRATA_754322
|
|
select ARM_ERRATA_764369
|
|
select PL310_ERRATA_769419 if CACHE_L2X0
|
|
select CPU_FREQ_TABLE if CPU_FREQ
|
|
help
|
|
Support for NVIDIA Tegra T30 processor family, based on the
|
|
ARM CortexA9MP CPU and the ARM PL310 L2 cache controller
|
|
|
|
config TEGRA_PCI
|
|
bool "PCI Express support"
|
|
depends on ARCH_TEGRA_2x_SOC
|
|
select PCI
|
|
|
|
config TEGRA_AHB
|
|
bool "Enable AHB driver for NVIDIA Tegra SoCs"
|
|
default y
|
|
help
|
|
Adds AHB configuration functionality for NVIDIA Tegra SoCs,
|
|
which controls AHB bus master arbitration and some
|
|
perfomance parameters(priority, prefech size).
|
|
|
|
comment "Tegra board type"
|
|
|
|
choice
|
|
prompt "Default low-level debug console UART"
|
|
default TEGRA_DEBUG_UART_NONE
|
|
|
|
config TEGRA_DEBUG_UART_NONE
|
|
bool "None"
|
|
|
|
config TEGRA_DEBUG_UARTA
|
|
bool "UART-A"
|
|
|
|
config TEGRA_DEBUG_UARTB
|
|
bool "UART-B"
|
|
|
|
config TEGRA_DEBUG_UARTC
|
|
bool "UART-C"
|
|
|
|
config TEGRA_DEBUG_UARTD
|
|
bool "UART-D"
|
|
|
|
config TEGRA_DEBUG_UARTE
|
|
bool "UART-E"
|
|
|
|
endchoice
|
|
|
|
choice
|
|
prompt "Automatic low-level debug console UART"
|
|
default TEGRA_DEBUG_UART_AUTO_NONE
|
|
|
|
config TEGRA_DEBUG_UART_AUTO_NONE
|
|
bool "None"
|
|
|
|
config TEGRA_DEBUG_UART_AUTO_ODMDATA
|
|
bool "Via ODMDATA"
|
|
help
|
|
Automatically determines which UART to use for low-level debug based
|
|
on the ODMDATA value. This value is part of the BCT, and is written
|
|
to the boot memory device using nvflash, or other flashing tool.
|
|
When bits 19:18 are 3, then bits 17:15 indicate which UART to use;
|
|
0/1/2/3/4 are UART A/B/C/D/E.
|
|
|
|
config TEGRA_DEBUG_UART_AUTO_SCRATCH
|
|
bool "Via UART scratch register"
|
|
help
|
|
Automatically determines which UART to use for low-level debug based
|
|
on the UART scratch register value. Some bootloaders put ASCII 'D'
|
|
in this register when they initialize their own console UART output.
|
|
Using this option allows the kernel to automatically pick the same
|
|
UART.
|
|
|
|
endchoice
|
|
|
|
config TEGRA_EMC_SCALING_ENABLE
|
|
bool "Enable scaling the memory frequency"
|
|
|
|
endif
|