a89534edaa
This patch support the new chipset rt3290 wifi implementation in rt2x00. It initailize the related mac, bbp and rf register in startup phase. And this patch modify the efuse read/write method for the different efuse data offset of rt3290. Signed-off-by: Woody Hung <Woody.Hung@mediatek.com> Signed-off-by: John W. Linville <linville@tuxdriver.com>
141 lines
4.1 KiB
C
141 lines
4.1 KiB
C
/*
|
|
Copyright (C) 2009 Ivo van Doorn <IvDoorn@gmail.com>
|
|
Copyright (C) 2009 Alban Browaeys <prahal@yahoo.com>
|
|
Copyright (C) 2009 Felix Fietkau <nbd@openwrt.org>
|
|
Copyright (C) 2009 Luis Correia <luis.f.correia@gmail.com>
|
|
Copyright (C) 2009 Mattias Nissler <mattias.nissler@gmx.de>
|
|
Copyright (C) 2009 Mark Asselstine <asselsm@gmail.com>
|
|
Copyright (C) 2009 Xose Vazquez Perez <xose.vazquez@gmail.com>
|
|
Copyright (C) 2009 Bart Zolnierkiewicz <bzolnier@gmail.com>
|
|
<http://rt2x00.serialmonkey.com>
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 2 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; if not, write to the
|
|
Free Software Foundation, Inc.,
|
|
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
|
|
*/
|
|
|
|
/*
|
|
Module: rt2800pci
|
|
Abstract: Data structures and registers for the rt2800pci module.
|
|
Supported chipsets: RT2800E & RT2800ED.
|
|
*/
|
|
|
|
#ifndef RT2800PCI_H
|
|
#define RT2800PCI_H
|
|
|
|
/*
|
|
* Queue register offset macros
|
|
*/
|
|
#define TX_QUEUE_REG_OFFSET 0x10
|
|
#define TX_BASE_PTR(__x) (TX_BASE_PTR0 + ((__x) * TX_QUEUE_REG_OFFSET))
|
|
#define TX_MAX_CNT(__x) (TX_MAX_CNT0 + ((__x) * TX_QUEUE_REG_OFFSET))
|
|
#define TX_CTX_IDX(__x) (TX_CTX_IDX0 + ((__x) * TX_QUEUE_REG_OFFSET))
|
|
#define TX_DTX_IDX(__x) (TX_DTX_IDX0 + ((__x) * TX_QUEUE_REG_OFFSET))
|
|
|
|
/*
|
|
* 8051 firmware image.
|
|
*/
|
|
#define FIRMWARE_RT2860 "rt2860.bin"
|
|
#define FIRMWARE_RT3290 "rt3290.bin"
|
|
#define FIRMWARE_IMAGE_BASE 0x2000
|
|
|
|
/*
|
|
* DMA descriptor defines.
|
|
*/
|
|
#define TXD_DESC_SIZE (4 * sizeof(__le32))
|
|
#define RXD_DESC_SIZE (4 * sizeof(__le32))
|
|
|
|
/*
|
|
* TX descriptor format for TX, PRIO and Beacon Ring.
|
|
*/
|
|
|
|
/*
|
|
* Word0
|
|
*/
|
|
#define TXD_W0_SD_PTR0 FIELD32(0xffffffff)
|
|
|
|
/*
|
|
* Word1
|
|
*/
|
|
#define TXD_W1_SD_LEN1 FIELD32(0x00003fff)
|
|
#define TXD_W1_LAST_SEC1 FIELD32(0x00004000)
|
|
#define TXD_W1_BURST FIELD32(0x00008000)
|
|
#define TXD_W1_SD_LEN0 FIELD32(0x3fff0000)
|
|
#define TXD_W1_LAST_SEC0 FIELD32(0x40000000)
|
|
#define TXD_W1_DMA_DONE FIELD32(0x80000000)
|
|
|
|
/*
|
|
* Word2
|
|
*/
|
|
#define TXD_W2_SD_PTR1 FIELD32(0xffffffff)
|
|
|
|
/*
|
|
* Word3
|
|
* WIV: Wireless Info Valid. 1: Driver filled WI, 0: DMA needs to copy WI
|
|
* QSEL: Select on-chip FIFO ID for 2nd-stage output scheduler.
|
|
* 0:MGMT, 1:HCCA 2:EDCA
|
|
*/
|
|
#define TXD_W3_WIV FIELD32(0x01000000)
|
|
#define TXD_W3_QSEL FIELD32(0x06000000)
|
|
#define TXD_W3_TCO FIELD32(0x20000000)
|
|
#define TXD_W3_UCO FIELD32(0x40000000)
|
|
#define TXD_W3_ICO FIELD32(0x80000000)
|
|
|
|
/*
|
|
* RX descriptor format for RX Ring.
|
|
*/
|
|
|
|
/*
|
|
* Word0
|
|
*/
|
|
#define RXD_W0_SDP0 FIELD32(0xffffffff)
|
|
|
|
/*
|
|
* Word1
|
|
*/
|
|
#define RXD_W1_SDL1 FIELD32(0x00003fff)
|
|
#define RXD_W1_SDL0 FIELD32(0x3fff0000)
|
|
#define RXD_W1_LS0 FIELD32(0x40000000)
|
|
#define RXD_W1_DMA_DONE FIELD32(0x80000000)
|
|
|
|
/*
|
|
* Word2
|
|
*/
|
|
#define RXD_W2_SDP1 FIELD32(0xffffffff)
|
|
|
|
/*
|
|
* Word3
|
|
* AMSDU: RX with 802.3 header, not 802.11 header.
|
|
* DECRYPTED: This frame is being decrypted.
|
|
*/
|
|
#define RXD_W3_BA FIELD32(0x00000001)
|
|
#define RXD_W3_DATA FIELD32(0x00000002)
|
|
#define RXD_W3_NULLDATA FIELD32(0x00000004)
|
|
#define RXD_W3_FRAG FIELD32(0x00000008)
|
|
#define RXD_W3_UNICAST_TO_ME FIELD32(0x00000010)
|
|
#define RXD_W3_MULTICAST FIELD32(0x00000020)
|
|
#define RXD_W3_BROADCAST FIELD32(0x00000040)
|
|
#define RXD_W3_MY_BSS FIELD32(0x00000080)
|
|
#define RXD_W3_CRC_ERROR FIELD32(0x00000100)
|
|
#define RXD_W3_CIPHER_ERROR FIELD32(0x00000600)
|
|
#define RXD_W3_AMSDU FIELD32(0x00000800)
|
|
#define RXD_W3_HTC FIELD32(0x00001000)
|
|
#define RXD_W3_RSSI FIELD32(0x00002000)
|
|
#define RXD_W3_L2PAD FIELD32(0x00004000)
|
|
#define RXD_W3_AMPDU FIELD32(0x00008000)
|
|
#define RXD_W3_DECRYPTED FIELD32(0x00010000)
|
|
#define RXD_W3_PLCP_SIGNAL FIELD32(0x00020000)
|
|
#define RXD_W3_PLCP_RSSI FIELD32(0x00040000)
|
|
|
|
#endif /* RT2800PCI_H */
|