d894b89bf7
A number of the early ColdFire cores use the same code to reset the CPU. Currently that is duplicated in each of the sub-arch files. Pull out this common code and use a single copy of it for all CPU types that use it. Signed-off-by: Greg Ungerer <gerg@uclinux.org>
33 lines
952 B
C
33 lines
952 B
C
/***************************************************************************/
|
|
|
|
/*
|
|
* linux/arch/m68knommu/platform/5407/config.c
|
|
*
|
|
* Copyright (C) 1999-2002, Greg Ungerer (gerg@snapgear.com)
|
|
* Copyright (C) 2000, Lineo (www.lineo.com)
|
|
*/
|
|
|
|
/***************************************************************************/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/param.h>
|
|
#include <linux/init.h>
|
|
#include <linux/io.h>
|
|
#include <asm/machdep.h>
|
|
#include <asm/coldfire.h>
|
|
#include <asm/mcfsim.h>
|
|
|
|
/***************************************************************************/
|
|
|
|
void __init config_BSP(char *commandp, int size)
|
|
{
|
|
mach_sched_init = hw_timer_init;
|
|
|
|
/* Only support the external interrupts on their primary level */
|
|
mcf_mapirq2imr(25, MCFINTC_EINT1);
|
|
mcf_mapirq2imr(27, MCFINTC_EINT3);
|
|
mcf_mapirq2imr(29, MCFINTC_EINT5);
|
|
mcf_mapirq2imr(31, MCFINTC_EINT7);
|
|
}
|
|
|
|
/***************************************************************************/
|