4f07118f65
It appears that a memory barrier soon after a mispredicted branch, not just in the delay slot, can cause the hang condition of this cpu errata. So move them out-of-line, and explicitly put them into a "branch always, predict taken" delay slot which should fully kill this problem. Signed-off-by: David S. Miller <davem@davemloft.net>
86 lines
2.8 KiB
C
86 lines
2.8 KiB
C
/* $Id: atomic.h,v 1.22 2001/07/11 23:56:07 davem Exp $
|
|
* atomic.h: Thankfully the V9 is at least reasonable for this
|
|
* stuff.
|
|
*
|
|
* Copyright (C) 1996, 1997, 2000 David S. Miller (davem@redhat.com)
|
|
*/
|
|
|
|
#ifndef __ARCH_SPARC64_ATOMIC__
|
|
#define __ARCH_SPARC64_ATOMIC__
|
|
|
|
#include <linux/config.h>
|
|
#include <linux/types.h>
|
|
|
|
typedef struct { volatile int counter; } atomic_t;
|
|
typedef struct { volatile __s64 counter; } atomic64_t;
|
|
|
|
#define ATOMIC_INIT(i) { (i) }
|
|
#define ATOMIC64_INIT(i) { (i) }
|
|
|
|
#define atomic_read(v) ((v)->counter)
|
|
#define atomic64_read(v) ((v)->counter)
|
|
|
|
#define atomic_set(v, i) (((v)->counter) = i)
|
|
#define atomic64_set(v, i) (((v)->counter) = i)
|
|
|
|
extern void atomic_add(int, atomic_t *);
|
|
extern void atomic64_add(int, atomic64_t *);
|
|
extern void atomic_sub(int, atomic_t *);
|
|
extern void atomic64_sub(int, atomic64_t *);
|
|
|
|
extern int atomic_add_ret(int, atomic_t *);
|
|
extern int atomic64_add_ret(int, atomic64_t *);
|
|
extern int atomic_sub_ret(int, atomic_t *);
|
|
extern int atomic64_sub_ret(int, atomic64_t *);
|
|
|
|
#define atomic_dec_return(v) atomic_sub_ret(1, v)
|
|
#define atomic64_dec_return(v) atomic64_sub_ret(1, v)
|
|
|
|
#define atomic_inc_return(v) atomic_add_ret(1, v)
|
|
#define atomic64_inc_return(v) atomic64_add_ret(1, v)
|
|
|
|
#define atomic_sub_return(i, v) atomic_sub_ret(i, v)
|
|
#define atomic64_sub_return(i, v) atomic64_sub_ret(i, v)
|
|
|
|
#define atomic_add_return(i, v) atomic_add_ret(i, v)
|
|
#define atomic64_add_return(i, v) atomic64_add_ret(i, v)
|
|
|
|
/*
|
|
* atomic_inc_and_test - increment and test
|
|
* @v: pointer of type atomic_t
|
|
*
|
|
* Atomically increments @v by 1
|
|
* and returns true if the result is zero, or false for all
|
|
* other cases.
|
|
*/
|
|
#define atomic_inc_and_test(v) (atomic_inc_return(v) == 0)
|
|
|
|
#define atomic_sub_and_test(i, v) (atomic_sub_ret(i, v) == 0)
|
|
#define atomic64_sub_and_test(i, v) (atomic64_sub_ret(i, v) == 0)
|
|
|
|
#define atomic_dec_and_test(v) (atomic_sub_ret(1, v) == 0)
|
|
#define atomic64_dec_and_test(v) (atomic64_sub_ret(1, v) == 0)
|
|
|
|
#define atomic_inc(v) atomic_add(1, v)
|
|
#define atomic64_inc(v) atomic64_add(1, v)
|
|
|
|
#define atomic_dec(v) atomic_sub(1, v)
|
|
#define atomic64_dec(v) atomic64_sub(1, v)
|
|
|
|
#define atomic_add_negative(i, v) (atomic_add_ret(i, v) < 0)
|
|
#define atomic64_add_negative(i, v) (atomic64_add_ret(i, v) < 0)
|
|
|
|
/* Atomic operations are already serializing */
|
|
#ifdef CONFIG_SMP
|
|
#define smp_mb__before_atomic_dec() membar_storeload_loadload();
|
|
#define smp_mb__after_atomic_dec() membar_storeload_storestore();
|
|
#define smp_mb__before_atomic_inc() membar_storeload_loadload();
|
|
#define smp_mb__after_atomic_inc() membar_storeload_storestore();
|
|
#else
|
|
#define smp_mb__before_atomic_dec() barrier()
|
|
#define smp_mb__after_atomic_dec() barrier()
|
|
#define smp_mb__before_atomic_inc() barrier()
|
|
#define smp_mb__after_atomic_inc() barrier()
|
|
#endif
|
|
|
|
#endif /* !(__ARCH_SPARC64_ATOMIC__) */
|