5dc1365cef
lcd_device_register may return ERR_PTR, so a check is added for this value before the dereference. All of the other changes reorganize the error handling code in this function to avoid duplicating all of it in the added case. In the original code, in one case, the global variable fb_buffer was set to NULL in error code that appears after this variable is initialized. This is done now in all error handling code that has this property. The semantic match that finds this problem is as follows: (http://coccinelle.lip6.fr/) // <smpl> @r@ identifier f; @@ f(...) { ... return ERR_PTR(...); } @@ identifier r.f, fld; expression x; statement S1,S2; @@ x = f(...) ... when != IS_ERR(x) ( if (IS_ERR(x) ||...) S1 else S2 | *x->fld ) // </smpl> Signed-off-by: Julia Lawall <julia@diku.dk> Acked-by: Mike Frysinger <vapier@gentoo.org> Signed-off-by: Paul Mundt <lethal@linux-sh.org>
922 lines
22 KiB
C
922 lines
22 KiB
C
/*
|
|
* Analog Devices Blackfin(BF537 STAMP) + SHARP TFT LCD.
|
|
* http://docs.blackfin.uclinux.org/doku.php?id=hw:cards:tft-lcd
|
|
*
|
|
* Copyright 2006-2010 Analog Devices Inc.
|
|
* Licensed under the GPL-2.
|
|
*/
|
|
|
|
#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
|
|
|
|
#include <linux/module.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/string.h>
|
|
#include <linux/mm.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/fb.h>
|
|
#include <linux/ioport.h>
|
|
#include <linux/init.h>
|
|
#include <linux/types.h>
|
|
#include <linux/gpio.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/sched.h>
|
|
#include <linux/timer.h>
|
|
#include <linux/device.h>
|
|
#include <linux/backlight.h>
|
|
#include <linux/lcd.h>
|
|
#include <linux/i2c.h>
|
|
#include <linux/spinlock.h>
|
|
#include <linux/dma-mapping.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/platform_device.h>
|
|
|
|
#include <asm/blackfin.h>
|
|
#include <asm/irq.h>
|
|
#include <asm/dpmc.h>
|
|
#include <asm/dma.h>
|
|
#include <asm/portmux.h>
|
|
|
|
#define NO_BL 1
|
|
|
|
#define MAX_BRIGHENESS 95
|
|
#define MIN_BRIGHENESS 5
|
|
#define NBR_PALETTE 256
|
|
|
|
static const unsigned short ppi_pins[] = {
|
|
P_PPI0_CLK, P_PPI0_D0, P_PPI0_D1, P_PPI0_D2, P_PPI0_D3,
|
|
P_PPI0_D4, P_PPI0_D5, P_PPI0_D6, P_PPI0_D7,
|
|
P_PPI0_D8, P_PPI0_D9, P_PPI0_D10, P_PPI0_D11,
|
|
P_PPI0_D12, P_PPI0_D13, P_PPI0_D14, P_PPI0_D15, 0
|
|
};
|
|
|
|
static unsigned char *fb_buffer; /* RGB Buffer */
|
|
static unsigned long *dma_desc_table;
|
|
static int t_conf_done, lq035_open_cnt;
|
|
static DEFINE_SPINLOCK(bfin_lq035_lock);
|
|
|
|
static int landscape;
|
|
module_param(landscape, int, 0);
|
|
MODULE_PARM_DESC(landscape,
|
|
"LANDSCAPE use 320x240 instead of Native 240x320 Resolution");
|
|
|
|
static int bgr;
|
|
module_param(bgr, int, 0);
|
|
MODULE_PARM_DESC(bgr,
|
|
"BGR use 16-bit BGR-565 instead of RGB-565");
|
|
|
|
static int nocursor = 1;
|
|
module_param(nocursor, int, 0644);
|
|
MODULE_PARM_DESC(nocursor, "cursor enable/disable");
|
|
|
|
static unsigned long current_brightness; /* backlight */
|
|
|
|
/* AD5280 vcomm */
|
|
static unsigned char vcomm_value = 150;
|
|
static struct i2c_client *ad5280_client;
|
|
|
|
static void set_vcomm(void)
|
|
{
|
|
int nr;
|
|
|
|
if (!ad5280_client)
|
|
return;
|
|
|
|
nr = i2c_smbus_write_byte_data(ad5280_client, 0x00, vcomm_value);
|
|
if (nr)
|
|
pr_err("i2c_smbus_write_byte_data fail: %d\n", nr);
|
|
}
|
|
|
|
static int __devinit ad5280_probe(struct i2c_client *client,
|
|
const struct i2c_device_id *id)
|
|
{
|
|
int ret;
|
|
if (!i2c_check_functionality(client->adapter,
|
|
I2C_FUNC_SMBUS_BYTE_DATA)) {
|
|
dev_err(&client->dev, "SMBUS Byte Data not Supported\n");
|
|
return -EIO;
|
|
}
|
|
|
|
ret = i2c_smbus_write_byte_data(client, 0x00, vcomm_value);
|
|
if (ret) {
|
|
dev_err(&client->dev, "write fail: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
ad5280_client = client;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int __devexit ad5280_remove(struct i2c_client *client)
|
|
{
|
|
ad5280_client = NULL;
|
|
return 0;
|
|
}
|
|
|
|
static const struct i2c_device_id ad5280_id[] = {
|
|
{"bf537-lq035-ad5280", 0},
|
|
{}
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(i2c, ad5280_id);
|
|
|
|
static struct i2c_driver ad5280_driver = {
|
|
.driver = {
|
|
.name = "bf537-lq035-ad5280",
|
|
},
|
|
.probe = ad5280_probe,
|
|
.remove = __devexit_p(ad5280_remove),
|
|
.id_table = ad5280_id,
|
|
};
|
|
|
|
#ifdef CONFIG_PNAV10
|
|
#define MOD GPIO_PH13
|
|
|
|
#define bfin_write_TIMER_LP_CONFIG bfin_write_TIMER0_CONFIG
|
|
#define bfin_write_TIMER_LP_WIDTH bfin_write_TIMER0_WIDTH
|
|
#define bfin_write_TIMER_LP_PERIOD bfin_write_TIMER0_PERIOD
|
|
#define bfin_read_TIMER_LP_COUNTER bfin_read_TIMER0_COUNTER
|
|
#define TIMDIS_LP TIMDIS0
|
|
#define TIMEN_LP TIMEN0
|
|
|
|
#define bfin_write_TIMER_SPS_CONFIG bfin_write_TIMER1_CONFIG
|
|
#define bfin_write_TIMER_SPS_WIDTH bfin_write_TIMER1_WIDTH
|
|
#define bfin_write_TIMER_SPS_PERIOD bfin_write_TIMER1_PERIOD
|
|
#define TIMDIS_SPS TIMDIS1
|
|
#define TIMEN_SPS TIMEN1
|
|
|
|
#define bfin_write_TIMER_SP_CONFIG bfin_write_TIMER5_CONFIG
|
|
#define bfin_write_TIMER_SP_WIDTH bfin_write_TIMER5_WIDTH
|
|
#define bfin_write_TIMER_SP_PERIOD bfin_write_TIMER5_PERIOD
|
|
#define TIMDIS_SP TIMDIS5
|
|
#define TIMEN_SP TIMEN5
|
|
|
|
#define bfin_write_TIMER_PS_CLS_CONFIG bfin_write_TIMER2_CONFIG
|
|
#define bfin_write_TIMER_PS_CLS_WIDTH bfin_write_TIMER2_WIDTH
|
|
#define bfin_write_TIMER_PS_CLS_PERIOD bfin_write_TIMER2_PERIOD
|
|
#define TIMDIS_PS_CLS TIMDIS2
|
|
#define TIMEN_PS_CLS TIMEN2
|
|
|
|
#define bfin_write_TIMER_REV_CONFIG bfin_write_TIMER3_CONFIG
|
|
#define bfin_write_TIMER_REV_WIDTH bfin_write_TIMER3_WIDTH
|
|
#define bfin_write_TIMER_REV_PERIOD bfin_write_TIMER3_PERIOD
|
|
#define TIMDIS_REV TIMDIS3
|
|
#define TIMEN_REV TIMEN3
|
|
#define bfin_read_TIMER_REV_COUNTER bfin_read_TIMER3_COUNTER
|
|
|
|
#define FREQ_PPI_CLK (5*1024*1024) /* PPI_CLK 5MHz */
|
|
|
|
#define TIMERS {P_TMR0, P_TMR1, P_TMR2, P_TMR3, P_TMR5, 0}
|
|
|
|
#else
|
|
|
|
#define UD GPIO_PF13 /* Up / Down */
|
|
#define MOD GPIO_PF10
|
|
#define LBR GPIO_PF14 /* Left Right */
|
|
|
|
#define bfin_write_TIMER_LP_CONFIG bfin_write_TIMER6_CONFIG
|
|
#define bfin_write_TIMER_LP_WIDTH bfin_write_TIMER6_WIDTH
|
|
#define bfin_write_TIMER_LP_PERIOD bfin_write_TIMER6_PERIOD
|
|
#define bfin_read_TIMER_LP_COUNTER bfin_read_TIMER6_COUNTER
|
|
#define TIMDIS_LP TIMDIS6
|
|
#define TIMEN_LP TIMEN6
|
|
|
|
#define bfin_write_TIMER_SPS_CONFIG bfin_write_TIMER1_CONFIG
|
|
#define bfin_write_TIMER_SPS_WIDTH bfin_write_TIMER1_WIDTH
|
|
#define bfin_write_TIMER_SPS_PERIOD bfin_write_TIMER1_PERIOD
|
|
#define TIMDIS_SPS TIMDIS1
|
|
#define TIMEN_SPS TIMEN1
|
|
|
|
#define bfin_write_TIMER_SP_CONFIG bfin_write_TIMER0_CONFIG
|
|
#define bfin_write_TIMER_SP_WIDTH bfin_write_TIMER0_WIDTH
|
|
#define bfin_write_TIMER_SP_PERIOD bfin_write_TIMER0_PERIOD
|
|
#define TIMDIS_SP TIMDIS0
|
|
#define TIMEN_SP TIMEN0
|
|
|
|
#define bfin_write_TIMER_PS_CLS_CONFIG bfin_write_TIMER7_CONFIG
|
|
#define bfin_write_TIMER_PS_CLS_WIDTH bfin_write_TIMER7_WIDTH
|
|
#define bfin_write_TIMER_PS_CLS_PERIOD bfin_write_TIMER7_PERIOD
|
|
#define TIMDIS_PS_CLS TIMDIS7
|
|
#define TIMEN_PS_CLS TIMEN7
|
|
|
|
#define bfin_write_TIMER_REV_CONFIG bfin_write_TIMER5_CONFIG
|
|
#define bfin_write_TIMER_REV_WIDTH bfin_write_TIMER5_WIDTH
|
|
#define bfin_write_TIMER_REV_PERIOD bfin_write_TIMER5_PERIOD
|
|
#define TIMDIS_REV TIMDIS5
|
|
#define TIMEN_REV TIMEN5
|
|
#define bfin_read_TIMER_REV_COUNTER bfin_read_TIMER5_COUNTER
|
|
|
|
#define FREQ_PPI_CLK (6*1000*1000) /* PPI_CLK 6MHz */
|
|
#define TIMERS {P_TMR0, P_TMR1, P_TMR5, P_TMR6, P_TMR7, 0}
|
|
|
|
#endif
|
|
|
|
#define LCD_X_RES 240 /* Horizontal Resolution */
|
|
#define LCD_Y_RES 320 /* Vertical Resolution */
|
|
|
|
#define LCD_BBP 16 /* Bit Per Pixel */
|
|
|
|
/* the LCD and the DMA start counting differently;
|
|
* since one starts at 0 and the other starts at 1,
|
|
* we have a difference of 1 between START_LINES
|
|
* and U_LINES.
|
|
*/
|
|
#define START_LINES 8 /* lines for field flyback or field blanking signal */
|
|
#define U_LINES 9 /* number of undisplayed blanking lines */
|
|
|
|
#define FRAMES_PER_SEC (60)
|
|
|
|
#define DCLKS_PER_FRAME (FREQ_PPI_CLK/FRAMES_PER_SEC)
|
|
#define DCLKS_PER_LINE (DCLKS_PER_FRAME/(LCD_Y_RES+U_LINES))
|
|
|
|
#define PPI_CONFIG_VALUE (PORT_DIR|XFR_TYPE|DLEN_16|POLS)
|
|
#define PPI_DELAY_VALUE (0)
|
|
#define TIMER_CONFIG (PWM_OUT|PERIOD_CNT|TIN_SEL|CLK_SEL)
|
|
|
|
#define ACTIVE_VIDEO_MEM_OFFSET (LCD_X_RES*START_LINES*(LCD_BBP/8))
|
|
#define ACTIVE_VIDEO_MEM_SIZE (LCD_Y_RES*LCD_X_RES*(LCD_BBP/8))
|
|
#define TOTAL_VIDEO_MEM_SIZE ((LCD_Y_RES+U_LINES)*LCD_X_RES*(LCD_BBP/8))
|
|
#define TOTAL_DMA_DESC_SIZE (2 * sizeof(u32) * (LCD_Y_RES + U_LINES))
|
|
|
|
static void start_timers(void) /* CHECK with HW */
|
|
{
|
|
unsigned long flags;
|
|
|
|
local_irq_save(flags);
|
|
|
|
bfin_write_TIMER_ENABLE(TIMEN_REV);
|
|
SSYNC();
|
|
|
|
while (bfin_read_TIMER_REV_COUNTER() <= 11)
|
|
continue;
|
|
bfin_write_TIMER_ENABLE(TIMEN_LP);
|
|
SSYNC();
|
|
|
|
while (bfin_read_TIMER_LP_COUNTER() < 3)
|
|
continue;
|
|
bfin_write_TIMER_ENABLE(TIMEN_SP|TIMEN_SPS|TIMEN_PS_CLS);
|
|
SSYNC();
|
|
t_conf_done = 1;
|
|
local_irq_restore(flags);
|
|
}
|
|
|
|
static void config_timers(void)
|
|
{
|
|
/* Stop timers */
|
|
bfin_write_TIMER_DISABLE(TIMDIS_SP|TIMDIS_SPS|TIMDIS_REV|
|
|
TIMDIS_LP|TIMDIS_PS_CLS);
|
|
SSYNC();
|
|
|
|
/* LP, timer 6 */
|
|
bfin_write_TIMER_LP_CONFIG(TIMER_CONFIG|PULSE_HI);
|
|
bfin_write_TIMER_LP_WIDTH(1);
|
|
|
|
bfin_write_TIMER_LP_PERIOD(DCLKS_PER_LINE);
|
|
SSYNC();
|
|
|
|
/* SPS, timer 1 */
|
|
bfin_write_TIMER_SPS_CONFIG(TIMER_CONFIG|PULSE_HI);
|
|
bfin_write_TIMER_SPS_WIDTH(DCLKS_PER_LINE*2);
|
|
bfin_write_TIMER_SPS_PERIOD((DCLKS_PER_LINE * (LCD_Y_RES+U_LINES)));
|
|
SSYNC();
|
|
|
|
/* SP, timer 0 */
|
|
bfin_write_TIMER_SP_CONFIG(TIMER_CONFIG|PULSE_HI);
|
|
bfin_write_TIMER_SP_WIDTH(1);
|
|
bfin_write_TIMER_SP_PERIOD(DCLKS_PER_LINE);
|
|
SSYNC();
|
|
|
|
/* PS & CLS, timer 7 */
|
|
bfin_write_TIMER_PS_CLS_CONFIG(TIMER_CONFIG);
|
|
bfin_write_TIMER_PS_CLS_WIDTH(LCD_X_RES + START_LINES);
|
|
bfin_write_TIMER_PS_CLS_PERIOD(DCLKS_PER_LINE);
|
|
|
|
SSYNC();
|
|
|
|
#ifdef NO_BL
|
|
/* REV, timer 5 */
|
|
bfin_write_TIMER_REV_CONFIG(TIMER_CONFIG|PULSE_HI);
|
|
|
|
bfin_write_TIMER_REV_WIDTH(DCLKS_PER_LINE);
|
|
bfin_write_TIMER_REV_PERIOD(DCLKS_PER_LINE*2);
|
|
|
|
SSYNC();
|
|
#endif
|
|
}
|
|
|
|
static void config_ppi(void)
|
|
{
|
|
bfin_write_PPI_DELAY(PPI_DELAY_VALUE);
|
|
bfin_write_PPI_COUNT(LCD_X_RES-1);
|
|
/* 0x10 -> PORT_CFG -> 2 or 3 frame syncs */
|
|
bfin_write_PPI_CONTROL((PPI_CONFIG_VALUE|0x10) & (~POLS));
|
|
}
|
|
|
|
static int config_dma(void)
|
|
{
|
|
u32 i;
|
|
|
|
if (landscape) {
|
|
|
|
for (i = 0; i < U_LINES; ++i) {
|
|
/* blanking lines point to first line of fb_buffer */
|
|
dma_desc_table[2*i] = (unsigned long)&dma_desc_table[2*i+2];
|
|
dma_desc_table[2*i+1] = (unsigned long)fb_buffer;
|
|
}
|
|
|
|
for (i = U_LINES; i < U_LINES + LCD_Y_RES; ++i) {
|
|
/* visible lines */
|
|
dma_desc_table[2*i] = (unsigned long)&dma_desc_table[2*i+2];
|
|
dma_desc_table[2*i+1] = (unsigned long)fb_buffer +
|
|
(LCD_Y_RES+U_LINES-1-i)*2;
|
|
}
|
|
|
|
/* last descriptor points to first */
|
|
dma_desc_table[2*(LCD_Y_RES+U_LINES-1)] = (unsigned long)&dma_desc_table[0];
|
|
|
|
set_dma_x_count(CH_PPI, LCD_X_RES);
|
|
set_dma_x_modify(CH_PPI, LCD_Y_RES * (LCD_BBP / 8));
|
|
set_dma_y_count(CH_PPI, 0);
|
|
set_dma_y_modify(CH_PPI, 0);
|
|
set_dma_next_desc_addr(CH_PPI, (void *)dma_desc_table[0]);
|
|
set_dma_config(CH_PPI, DMAFLOW_LARGE | NDSIZE_4 | WDSIZE_16);
|
|
|
|
} else {
|
|
|
|
set_dma_config(CH_PPI, set_bfin_dma_config(DIR_READ,
|
|
DMA_FLOW_AUTO,
|
|
INTR_DISABLE,
|
|
DIMENSION_2D,
|
|
DATA_SIZE_16,
|
|
DMA_NOSYNC_KEEP_DMA_BUF));
|
|
set_dma_x_count(CH_PPI, LCD_X_RES);
|
|
set_dma_x_modify(CH_PPI, LCD_BBP / 8);
|
|
set_dma_y_count(CH_PPI, LCD_Y_RES+U_LINES);
|
|
set_dma_y_modify(CH_PPI, LCD_BBP / 8);
|
|
set_dma_start_addr(CH_PPI, (unsigned long) fb_buffer);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int __devinit request_ports(void)
|
|
{
|
|
u16 tmr_req[] = TIMERS;
|
|
|
|
/*
|
|
UD: PF13
|
|
MOD: PF10
|
|
LBR: PF14
|
|
PPI_CLK: PF15
|
|
*/
|
|
|
|
if (peripheral_request_list(ppi_pins, KBUILD_MODNAME)) {
|
|
pr_err("requesting PPI peripheral failed\n");
|
|
return -EBUSY;
|
|
}
|
|
|
|
if (peripheral_request_list(tmr_req, KBUILD_MODNAME)) {
|
|
peripheral_free_list(ppi_pins);
|
|
pr_err("requesting timer peripheral failed\n");
|
|
return -EBUSY;
|
|
}
|
|
|
|
#if (defined(UD) && defined(LBR))
|
|
if (gpio_request(UD, KBUILD_MODNAME)) {
|
|
pr_err("requesting GPIO %d failed\n", UD);
|
|
return -EBUSY;
|
|
}
|
|
|
|
if (gpio_request(LBR, KBUILD_MODNAME)) {
|
|
pr_err("requesting GPIO %d failed\n", LBR);
|
|
gpio_free(UD);
|
|
return -EBUSY;
|
|
}
|
|
|
|
gpio_direction_output(UD, 0);
|
|
gpio_direction_output(LBR, 1);
|
|
|
|
#endif
|
|
|
|
if (gpio_request(MOD, KBUILD_MODNAME)) {
|
|
pr_err("requesting GPIO %d failed\n", MOD);
|
|
#if (defined(UD) && defined(LBR))
|
|
gpio_free(LBR);
|
|
gpio_free(UD);
|
|
#endif
|
|
return -EBUSY;
|
|
}
|
|
|
|
gpio_direction_output(MOD, 1);
|
|
|
|
SSYNC();
|
|
return 0;
|
|
}
|
|
|
|
static void free_ports(void)
|
|
{
|
|
u16 tmr_req[] = TIMERS;
|
|
|
|
peripheral_free_list(ppi_pins);
|
|
peripheral_free_list(tmr_req);
|
|
|
|
#if defined(UD) && defined(LBR)
|
|
gpio_free(LBR);
|
|
gpio_free(UD);
|
|
#endif
|
|
gpio_free(MOD);
|
|
}
|
|
|
|
static struct fb_info bfin_lq035_fb;
|
|
|
|
static struct fb_var_screeninfo bfin_lq035_fb_defined = {
|
|
.bits_per_pixel = LCD_BBP,
|
|
.activate = FB_ACTIVATE_TEST,
|
|
.xres = LCD_X_RES, /*default portrait mode RGB*/
|
|
.yres = LCD_Y_RES,
|
|
.xres_virtual = LCD_X_RES,
|
|
.yres_virtual = LCD_Y_RES,
|
|
.height = -1,
|
|
.width = -1,
|
|
.left_margin = 0,
|
|
.right_margin = 0,
|
|
.upper_margin = 0,
|
|
.lower_margin = 0,
|
|
.red = {11, 5, 0},
|
|
.green = {5, 6, 0},
|
|
.blue = {0, 5, 0},
|
|
.transp = {0, 0, 0},
|
|
};
|
|
|
|
static struct fb_fix_screeninfo bfin_lq035_fb_fix __devinitdata = {
|
|
.id = KBUILD_MODNAME,
|
|
.smem_len = ACTIVE_VIDEO_MEM_SIZE,
|
|
.type = FB_TYPE_PACKED_PIXELS,
|
|
.visual = FB_VISUAL_TRUECOLOR,
|
|
.xpanstep = 0,
|
|
.ypanstep = 0,
|
|
.line_length = LCD_X_RES*(LCD_BBP/8),
|
|
.accel = FB_ACCEL_NONE,
|
|
};
|
|
|
|
|
|
static int bfin_lq035_fb_open(struct fb_info *info, int user)
|
|
{
|
|
unsigned long flags;
|
|
|
|
spin_lock_irqsave(&bfin_lq035_lock, flags);
|
|
lq035_open_cnt++;
|
|
spin_unlock_irqrestore(&bfin_lq035_lock, flags);
|
|
|
|
if (lq035_open_cnt <= 1) {
|
|
bfin_write_PPI_CONTROL(0);
|
|
SSYNC();
|
|
|
|
set_vcomm();
|
|
config_dma();
|
|
config_ppi();
|
|
|
|
/* start dma */
|
|
enable_dma(CH_PPI);
|
|
SSYNC();
|
|
bfin_write_PPI_CONTROL(bfin_read_PPI_CONTROL() | PORT_EN);
|
|
SSYNC();
|
|
|
|
if (!t_conf_done) {
|
|
config_timers();
|
|
start_timers();
|
|
}
|
|
/* gpio_set_value(MOD,1); */
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int bfin_lq035_fb_release(struct fb_info *info, int user)
|
|
{
|
|
unsigned long flags;
|
|
|
|
spin_lock_irqsave(&bfin_lq035_lock, flags);
|
|
lq035_open_cnt--;
|
|
spin_unlock_irqrestore(&bfin_lq035_lock, flags);
|
|
|
|
|
|
if (lq035_open_cnt <= 0) {
|
|
|
|
bfin_write_PPI_CONTROL(0);
|
|
SSYNC();
|
|
|
|
disable_dma(CH_PPI);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
|
|
static int bfin_lq035_fb_check_var(struct fb_var_screeninfo *var,
|
|
struct fb_info *info)
|
|
{
|
|
switch (var->bits_per_pixel) {
|
|
case 16:/* DIRECTCOLOUR, 64k */
|
|
var->red.offset = info->var.red.offset;
|
|
var->green.offset = info->var.green.offset;
|
|
var->blue.offset = info->var.blue.offset;
|
|
var->red.length = info->var.red.length;
|
|
var->green.length = info->var.green.length;
|
|
var->blue.length = info->var.blue.length;
|
|
var->transp.offset = 0;
|
|
var->transp.length = 0;
|
|
var->transp.msb_right = 0;
|
|
var->red.msb_right = 0;
|
|
var->green.msb_right = 0;
|
|
var->blue.msb_right = 0;
|
|
break;
|
|
default:
|
|
pr_debug("%s: depth not supported: %u BPP\n", __func__,
|
|
var->bits_per_pixel);
|
|
return -EINVAL;
|
|
}
|
|
|
|
if (info->var.xres != var->xres ||
|
|
info->var.yres != var->yres ||
|
|
info->var.xres_virtual != var->xres_virtual ||
|
|
info->var.yres_virtual != var->yres_virtual) {
|
|
pr_debug("%s: Resolution not supported: X%u x Y%u\n",
|
|
__func__, var->xres, var->yres);
|
|
return -EINVAL;
|
|
}
|
|
|
|
/*
|
|
* Memory limit
|
|
*/
|
|
|
|
if ((info->fix.line_length * var->yres_virtual) > info->fix.smem_len) {
|
|
pr_debug("%s: Memory Limit requested yres_virtual = %u\n",
|
|
__func__, var->yres_virtual);
|
|
return -ENOMEM;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
/* fb_rotate
|
|
* Rotate the display of this angle. This doesn't seems to be used by the core,
|
|
* but as our hardware supports it, so why not implementing it...
|
|
*/
|
|
static void bfin_lq035_fb_rotate(struct fb_info *fbi, int angle)
|
|
{
|
|
pr_debug("%s: %p %d", __func__, fbi, angle);
|
|
#if (defined(UD) && defined(LBR))
|
|
switch (angle) {
|
|
|
|
case 180:
|
|
gpio_set_value(LBR, 0);
|
|
gpio_set_value(UD, 1);
|
|
break;
|
|
default:
|
|
gpio_set_value(LBR, 1);
|
|
gpio_set_value(UD, 0);
|
|
break;
|
|
}
|
|
#endif
|
|
}
|
|
|
|
static int bfin_lq035_fb_cursor(struct fb_info *info, struct fb_cursor *cursor)
|
|
{
|
|
if (nocursor)
|
|
return 0;
|
|
else
|
|
return -EINVAL; /* just to force soft_cursor() call */
|
|
}
|
|
|
|
static int bfin_lq035_fb_setcolreg(u_int regno, u_int red, u_int green,
|
|
u_int blue, u_int transp,
|
|
struct fb_info *info)
|
|
{
|
|
if (regno >= NBR_PALETTE)
|
|
return -EINVAL;
|
|
|
|
if (info->var.grayscale)
|
|
/* grayscale = 0.30*R + 0.59*G + 0.11*B */
|
|
red = green = blue = (red * 77 + green * 151 + blue * 28) >> 8;
|
|
|
|
if (info->fix.visual == FB_VISUAL_TRUECOLOR) {
|
|
|
|
u32 value;
|
|
/* Place color in the pseudopalette */
|
|
if (regno > 16)
|
|
return -EINVAL;
|
|
|
|
red >>= (16 - info->var.red.length);
|
|
green >>= (16 - info->var.green.length);
|
|
blue >>= (16 - info->var.blue.length);
|
|
|
|
value = (red << info->var.red.offset) |
|
|
(green << info->var.green.offset)|
|
|
(blue << info->var.blue.offset);
|
|
value &= 0xFFFF;
|
|
|
|
((u32 *) (info->pseudo_palette))[regno] = value;
|
|
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct fb_ops bfin_lq035_fb_ops = {
|
|
.owner = THIS_MODULE,
|
|
.fb_open = bfin_lq035_fb_open,
|
|
.fb_release = bfin_lq035_fb_release,
|
|
.fb_check_var = bfin_lq035_fb_check_var,
|
|
.fb_rotate = bfin_lq035_fb_rotate,
|
|
.fb_fillrect = cfb_fillrect,
|
|
.fb_copyarea = cfb_copyarea,
|
|
.fb_imageblit = cfb_imageblit,
|
|
.fb_cursor = bfin_lq035_fb_cursor,
|
|
.fb_setcolreg = bfin_lq035_fb_setcolreg,
|
|
};
|
|
|
|
static int bl_get_brightness(struct backlight_device *bd)
|
|
{
|
|
return current_brightness;
|
|
}
|
|
|
|
static const struct backlight_ops bfin_lq035fb_bl_ops = {
|
|
.get_brightness = bl_get_brightness,
|
|
};
|
|
|
|
static struct backlight_device *bl_dev;
|
|
|
|
static int bfin_lcd_get_power(struct lcd_device *dev)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static int bfin_lcd_set_power(struct lcd_device *dev, int power)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static int bfin_lcd_get_contrast(struct lcd_device *dev)
|
|
{
|
|
return (int)vcomm_value;
|
|
}
|
|
|
|
static int bfin_lcd_set_contrast(struct lcd_device *dev, int contrast)
|
|
{
|
|
if (contrast > 255)
|
|
contrast = 255;
|
|
if (contrast < 0)
|
|
contrast = 0;
|
|
|
|
vcomm_value = (unsigned char)contrast;
|
|
set_vcomm();
|
|
return 0;
|
|
}
|
|
|
|
static int bfin_lcd_check_fb(struct lcd_device *lcd, struct fb_info *fi)
|
|
{
|
|
if (!fi || (fi == &bfin_lq035_fb))
|
|
return 1;
|
|
return 0;
|
|
}
|
|
|
|
static struct lcd_ops bfin_lcd_ops = {
|
|
.get_power = bfin_lcd_get_power,
|
|
.set_power = bfin_lcd_set_power,
|
|
.get_contrast = bfin_lcd_get_contrast,
|
|
.set_contrast = bfin_lcd_set_contrast,
|
|
.check_fb = bfin_lcd_check_fb,
|
|
};
|
|
|
|
static struct lcd_device *lcd_dev;
|
|
|
|
static int __devinit bfin_lq035_probe(struct platform_device *pdev)
|
|
{
|
|
struct backlight_properties props;
|
|
dma_addr_t dma_handle;
|
|
int ret;
|
|
|
|
if (request_dma(CH_PPI, KBUILD_MODNAME)) {
|
|
pr_err("couldn't request PPI DMA\n");
|
|
return -EFAULT;
|
|
}
|
|
|
|
if (request_ports()) {
|
|
pr_err("couldn't request gpio port\n");
|
|
ret = -EFAULT;
|
|
goto out_ports;
|
|
}
|
|
|
|
fb_buffer = dma_alloc_coherent(NULL, TOTAL_VIDEO_MEM_SIZE,
|
|
&dma_handle, GFP_KERNEL);
|
|
if (fb_buffer == NULL) {
|
|
pr_err("couldn't allocate dma buffer\n");
|
|
ret = -ENOMEM;
|
|
goto out_dma_coherent;
|
|
}
|
|
|
|
if (L1_DATA_A_LENGTH)
|
|
dma_desc_table = l1_data_sram_zalloc(TOTAL_DMA_DESC_SIZE);
|
|
else
|
|
dma_desc_table = dma_alloc_coherent(NULL, TOTAL_DMA_DESC_SIZE,
|
|
&dma_handle, 0);
|
|
|
|
if (dma_desc_table == NULL) {
|
|
pr_err("couldn't allocate dma descriptor\n");
|
|
ret = -ENOMEM;
|
|
goto out_table;
|
|
}
|
|
|
|
bfin_lq035_fb.screen_base = (void *)fb_buffer;
|
|
bfin_lq035_fb_fix.smem_start = (int)fb_buffer;
|
|
if (landscape) {
|
|
bfin_lq035_fb_defined.xres = LCD_Y_RES;
|
|
bfin_lq035_fb_defined.yres = LCD_X_RES;
|
|
bfin_lq035_fb_defined.xres_virtual = LCD_Y_RES;
|
|
bfin_lq035_fb_defined.yres_virtual = LCD_X_RES;
|
|
|
|
bfin_lq035_fb_fix.line_length = LCD_Y_RES*(LCD_BBP/8);
|
|
} else {
|
|
bfin_lq035_fb.screen_base += ACTIVE_VIDEO_MEM_OFFSET;
|
|
bfin_lq035_fb_fix.smem_start += ACTIVE_VIDEO_MEM_OFFSET;
|
|
}
|
|
|
|
bfin_lq035_fb_defined.green.msb_right = 0;
|
|
bfin_lq035_fb_defined.red.msb_right = 0;
|
|
bfin_lq035_fb_defined.blue.msb_right = 0;
|
|
bfin_lq035_fb_defined.green.offset = 5;
|
|
bfin_lq035_fb_defined.green.length = 6;
|
|
bfin_lq035_fb_defined.red.length = 5;
|
|
bfin_lq035_fb_defined.blue.length = 5;
|
|
|
|
if (bgr) {
|
|
bfin_lq035_fb_defined.red.offset = 0;
|
|
bfin_lq035_fb_defined.blue.offset = 11;
|
|
} else {
|
|
bfin_lq035_fb_defined.red.offset = 11;
|
|
bfin_lq035_fb_defined.blue.offset = 0;
|
|
}
|
|
|
|
bfin_lq035_fb.fbops = &bfin_lq035_fb_ops;
|
|
bfin_lq035_fb.var = bfin_lq035_fb_defined;
|
|
|
|
bfin_lq035_fb.fix = bfin_lq035_fb_fix;
|
|
bfin_lq035_fb.flags = FBINFO_DEFAULT;
|
|
|
|
|
|
bfin_lq035_fb.pseudo_palette = kzalloc(sizeof(u32) * 16, GFP_KERNEL);
|
|
if (bfin_lq035_fb.pseudo_palette == NULL) {
|
|
pr_err("failed to allocate pseudo_palette\n");
|
|
ret = -ENOMEM;
|
|
goto out_palette;
|
|
}
|
|
|
|
if (fb_alloc_cmap(&bfin_lq035_fb.cmap, NBR_PALETTE, 0) < 0) {
|
|
pr_err("failed to allocate colormap (%d entries)\n",
|
|
NBR_PALETTE);
|
|
ret = -EFAULT;
|
|
goto out_cmap;
|
|
}
|
|
|
|
if (register_framebuffer(&bfin_lq035_fb) < 0) {
|
|
pr_err("unable to register framebuffer\n");
|
|
ret = -EINVAL;
|
|
goto out_reg;
|
|
}
|
|
|
|
i2c_add_driver(&ad5280_driver);
|
|
|
|
memset(&props, 0, sizeof(props));
|
|
props.max_brightness = MAX_BRIGHENESS;
|
|
bl_dev = backlight_device_register("bf537-bl", NULL, NULL,
|
|
&bfin_lq035fb_bl_ops, &props);
|
|
|
|
lcd_dev = lcd_device_register(KBUILD_MODNAME, &pdev->dev, NULL,
|
|
&bfin_lcd_ops);
|
|
if (IS_ERR(lcd_dev)) {
|
|
pr_err("unable to register lcd\n");
|
|
ret = PTR_ERR(lcd_dev);
|
|
goto out_lcd;
|
|
}
|
|
lcd_dev->props.max_contrast = 255,
|
|
|
|
pr_info("initialized");
|
|
|
|
return 0;
|
|
out_lcd:
|
|
unregister_framebuffer(&bfin_lq035_fb);
|
|
out_reg:
|
|
fb_dealloc_cmap(&bfin_lq035_fb.cmap);
|
|
out_cmap:
|
|
kfree(bfin_lq035_fb.pseudo_palette);
|
|
out_palette:
|
|
out_table:
|
|
dma_free_coherent(NULL, TOTAL_VIDEO_MEM_SIZE, fb_buffer, 0);
|
|
fb_buffer = NULL;
|
|
out_dma_coherent:
|
|
free_ports();
|
|
out_ports:
|
|
free_dma(CH_PPI);
|
|
return ret;
|
|
}
|
|
|
|
static int __devexit bfin_lq035_remove(struct platform_device *pdev)
|
|
{
|
|
if (fb_buffer != NULL)
|
|
dma_free_coherent(NULL, TOTAL_VIDEO_MEM_SIZE, fb_buffer, 0);
|
|
|
|
if (L1_DATA_A_LENGTH)
|
|
l1_data_sram_free(dma_desc_table);
|
|
else
|
|
dma_free_coherent(NULL, TOTAL_DMA_DESC_SIZE, NULL, 0);
|
|
|
|
bfin_write_TIMER_DISABLE(TIMEN_SP|TIMEN_SPS|TIMEN_PS_CLS|
|
|
TIMEN_LP|TIMEN_REV);
|
|
t_conf_done = 0;
|
|
|
|
free_dma(CH_PPI);
|
|
|
|
|
|
kfree(bfin_lq035_fb.pseudo_palette);
|
|
fb_dealloc_cmap(&bfin_lq035_fb.cmap);
|
|
|
|
|
|
lcd_device_unregister(lcd_dev);
|
|
backlight_device_unregister(bl_dev);
|
|
|
|
unregister_framebuffer(&bfin_lq035_fb);
|
|
i2c_del_driver(&ad5280_driver);
|
|
|
|
free_ports();
|
|
|
|
pr_info("unregistered LCD driver\n");
|
|
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_PM
|
|
static int bfin_lq035_suspend(struct platform_device *pdev, pm_message_t state)
|
|
{
|
|
if (lq035_open_cnt > 0) {
|
|
bfin_write_PPI_CONTROL(0);
|
|
SSYNC();
|
|
disable_dma(CH_PPI);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int bfin_lq035_resume(struct platform_device *pdev)
|
|
{
|
|
if (lq035_open_cnt > 0) {
|
|
bfin_write_PPI_CONTROL(0);
|
|
SSYNC();
|
|
|
|
config_dma();
|
|
config_ppi();
|
|
|
|
enable_dma(CH_PPI);
|
|
bfin_write_PPI_CONTROL(bfin_read_PPI_CONTROL() | PORT_EN);
|
|
SSYNC();
|
|
|
|
config_timers();
|
|
start_timers();
|
|
} else {
|
|
t_conf_done = 0;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
#else
|
|
# define bfin_lq035_suspend NULL
|
|
# define bfin_lq035_resume NULL
|
|
#endif
|
|
|
|
static struct platform_driver bfin_lq035_driver = {
|
|
.probe = bfin_lq035_probe,
|
|
.remove = __devexit_p(bfin_lq035_remove),
|
|
.suspend = bfin_lq035_suspend,
|
|
.resume = bfin_lq035_resume,
|
|
.driver = {
|
|
.name = KBUILD_MODNAME,
|
|
.owner = THIS_MODULE,
|
|
},
|
|
};
|
|
|
|
static int __init bfin_lq035_driver_init(void)
|
|
{
|
|
request_module("i2c-bfin-twi");
|
|
return platform_driver_register(&bfin_lq035_driver);
|
|
}
|
|
module_init(bfin_lq035_driver_init);
|
|
|
|
static void __exit bfin_lq035_driver_cleanup(void)
|
|
{
|
|
platform_driver_unregister(&bfin_lq035_driver);
|
|
}
|
|
module_exit(bfin_lq035_driver_cleanup);
|
|
|
|
MODULE_DESCRIPTION("SHARP LQ035Q7DB03 TFT LCD Driver");
|
|
MODULE_LICENSE("GPL");
|