linux/arch/arm/kernel
Kirill A. Shutemov 4fb2847437 ARM: 5727/1: Pass IFSR register to do_PrefetchAbort()
Instruction fault status register, IFSR, was introduced on ARMv6 to
provide status information about the last insturction fault. It
needed for proper prefetch abort handling.

Now we have three prefetch abort model:

  * legacy - for CPUs before ARMv6. They doesn't provide neither
    IFSR nor IFAR. We simulate IFSR with section translation fault
    status for them to generalize code;
  * ARMv6 - provides IFSR, but not IFAR;
  * ARMv7 - provides both IFSR and IFAR.

Signed-off-by: Kirill A. Shutemov <kirill@shutemov.name>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2009-10-02 22:34:32 +01:00
..
.gitignore
Makefile
armksyms.c
arthur.c
asm-offsets.c
atags.c
atags.h
bios32.c
calls.S
compat.c
compat.h
crunch-bits.S
crunch.c
debug.S
dma-isa.c
dma.c
ecard.c
ecard.h
elf.c
entry-armv.S ARM: 5727/1: Pass IFSR register to do_PrefetchAbort() 2009-10-02 22:34:32 +01:00
entry-common.S ARM: 5727/1: Pass IFSR register to do_PrefetchAbort() 2009-10-02 22:34:32 +01:00
entry-header.S
fiq.c
ftrace.c
head-common.S ARM: 5739/1: ARM: allow empty ATAG_CORE 2009-10-02 22:32:34 +01:00
head-nommu.S
head.S
init_task.c
io.c
irq.c
isa.c
iwmmxt.S
kgdb.c
kprobes-decode.c
kprobes.c
machine_kexec.c
module.c
process.c
ptrace.c
ptrace.h
relocate_kernel.S
return_address.c
setup.c
signal.c
signal.h
smp.c ARM: Fix __cpuexit section mismatch warnings 2009-09-28 18:06:21 +01:00
smp_scu.c
smp_twd.c ARM: Fix __cpuexit section mismatch warnings 2009-09-28 18:06:21 +01:00
stacktrace.c
sys_arm.c
sys_oabi-compat.c
tcm.c
tcm.h
thumbee.c
time.c
traps.c ARM: Ensure do_cache_op takes mmap_sem 2009-09-28 18:06:21 +01:00
unwind.c
vmlinux.lds.S
xscale-cp0.c