5a0e3ad6af
percpu.h is included by sched.h and module.h and thus ends up being included when building most .c files. percpu.h includes slab.h which in turn includes gfp.h making everything defined by the two files universally available and complicating inclusion dependencies. percpu.h -> slab.h dependency is about to be removed. Prepare for this change by updating users of gfp and slab facilities include those headers directly instead of assuming availability. As this conversion needs to touch large number of source files, the following script is used as the basis of conversion. http://userweb.kernel.org/~tj/misc/slabh-sweep.py The script does the followings. * Scan files for gfp and slab usages and update includes such that only the necessary includes are there. ie. if only gfp is used, gfp.h, if slab is used, slab.h. * When the script inserts a new include, it looks at the include blocks and try to put the new include such that its order conforms to its surrounding. It's put in the include block which contains core kernel includes, in the same order that the rest are ordered - alphabetical, Christmas tree, rev-Xmas-tree or at the end if there doesn't seem to be any matching order. * If the script can't find a place to put a new include (mostly because the file doesn't have fitting include block), it prints out an error message indicating which .h file needs to be added to the file. The conversion was done in the following steps. 1. The initial automatic conversion of all .c files updated slightly over 4000 files, deleting around 700 includes and adding ~480 gfp.h and ~3000 slab.h inclusions. The script emitted errors for ~400 files. 2. Each error was manually checked. Some didn't need the inclusion, some needed manual addition while adding it to implementation .h or embedding .c file was more appropriate for others. This step added inclusions to around 150 files. 3. The script was run again and the output was compared to the edits from #2 to make sure no file was left behind. 4. Several build tests were done and a couple of problems were fixed. e.g. lib/decompress_*.c used malloc/free() wrappers around slab APIs requiring slab.h to be added manually. 5. The script was run on all .h files but without automatically editing them as sprinkling gfp.h and slab.h inclusions around .h files could easily lead to inclusion dependency hell. Most gfp.h inclusion directives were ignored as stuff from gfp.h was usually wildly available and often used in preprocessor macros. Each slab.h inclusion directive was examined and added manually as necessary. 6. percpu.h was updated not to include slab.h. 7. Build test were done on the following configurations and failures were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my distributed build env didn't work with gcov compiles) and a few more options had to be turned off depending on archs to make things build (like ipr on powerpc/64 which failed due to missing writeq). * x86 and x86_64 UP and SMP allmodconfig and a custom test config. * powerpc and powerpc64 SMP allmodconfig * sparc and sparc64 SMP allmodconfig * ia64 SMP allmodconfig * s390 SMP allmodconfig * alpha SMP allmodconfig * um on x86_64 SMP allmodconfig 8. percpu.h modifications were reverted so that it could be applied as a separate patch and serve as bisection point. Given the fact that I had only a couple of failures from tests on step 6, I'm fairly confident about the coverage of this conversion patch. If there is a breakage, it's likely to be something in one of the arch headers which should be easily discoverable easily on most builds of the specific arch. Signed-off-by: Tejun Heo <tj@kernel.org> Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org> Cc: Ingo Molnar <mingo@redhat.com> Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
415 lines
12 KiB
C
415 lines
12 KiB
C
/*
|
|
* Copyright 2003 PMC-Sierra
|
|
* Author: Manish Lachwani (lachwani@pmc-sierra.com)
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
|
|
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
|
|
* NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
|
|
* USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
|
|
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
* 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
*/
|
|
|
|
#include <linux/types.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/kernel.h>
|
|
#include <asm/pci.h>
|
|
#include <asm/io.h>
|
|
|
|
#include <linux/init.h>
|
|
#include <asm/titan_dep.h>
|
|
|
|
#ifdef CONFIG_HYPERTRANSPORT
|
|
|
|
|
|
/*
|
|
* This function check if the Hypertransport Link Initialization completed. If
|
|
* it did, then proceed further with scanning bus #2
|
|
*/
|
|
static __inline__ int check_titan_htlink(void)
|
|
{
|
|
u32 val;
|
|
|
|
val = *(volatile uint32_t *)(RM9000x2_HTLINK_REG);
|
|
if (val & 0x00000020)
|
|
/* HT Link Initialization completed */
|
|
return 1;
|
|
else
|
|
return 0;
|
|
}
|
|
|
|
static int titan_ht_config_read_dword(struct pci_dev *device,
|
|
int offset, u32* val)
|
|
{
|
|
int dev, bus, func;
|
|
uint32_t address_reg, data_reg;
|
|
uint32_t address;
|
|
|
|
bus = device->bus->number;
|
|
dev = PCI_SLOT(device->devfn);
|
|
func = PCI_FUNC(device->devfn);
|
|
|
|
/* XXX Need to change the Bus # */
|
|
if (bus > 2)
|
|
address = (bus << 16) | (dev << 11) | (func << 8) | (offset & 0xfc) |
|
|
0x80000000 | 0x1;
|
|
else
|
|
address = (dev << 11) | (func << 8) | (offset & 0xfc) | 0x80000000;
|
|
|
|
address_reg = RM9000x2_OCD_HTCFGA;
|
|
data_reg = RM9000x2_OCD_HTCFGD;
|
|
|
|
RM9K_WRITE(address_reg, address);
|
|
RM9K_READ(data_reg, val);
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
}
|
|
|
|
|
|
static int titan_ht_config_read_word(struct pci_dev *device,
|
|
int offset, u16* val)
|
|
{
|
|
int dev, bus, func;
|
|
uint32_t address_reg, data_reg;
|
|
uint32_t address;
|
|
|
|
bus = device->bus->number;
|
|
dev = PCI_SLOT(device->devfn);
|
|
func = PCI_FUNC(device->devfn);
|
|
|
|
/* XXX Need to change the Bus # */
|
|
if (bus > 2)
|
|
address = (bus << 16) | (dev << 11) | (func << 8) | (offset & 0xfc) |
|
|
0x80000000 | 0x1;
|
|
else
|
|
address = (dev << 11) | (func << 8) | (offset & 0xfc) | 0x80000000;
|
|
|
|
address_reg = RM9000x2_OCD_HTCFGA;
|
|
data_reg = RM9000x2_OCD_HTCFGD;
|
|
|
|
if ((offset & 0x3) == 0)
|
|
offset = 0x2;
|
|
else
|
|
offset = 0x0;
|
|
|
|
RM9K_WRITE(address_reg, address);
|
|
RM9K_READ_16(data_reg + offset, val);
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
}
|
|
|
|
|
|
u32 longswap(unsigned long l)
|
|
{
|
|
unsigned char b1, b2, b3, b4;
|
|
|
|
b1 = l&255;
|
|
b2 = (l>>8)&255;
|
|
b3 = (l>>16)&255;
|
|
b4 = (l>>24)&255;
|
|
|
|
return ((b1<<24) + (b2<<16) + (b3<<8) + b4);
|
|
}
|
|
|
|
|
|
static int titan_ht_config_read_byte(struct pci_dev *device,
|
|
int offset, u8* val)
|
|
{
|
|
int dev, bus, func;
|
|
uint32_t address_reg, data_reg;
|
|
uint32_t address;
|
|
int offset1;
|
|
|
|
bus = device->bus->number;
|
|
dev = PCI_SLOT(device->devfn);
|
|
func = PCI_FUNC(device->devfn);
|
|
|
|
/* XXX Need to change the Bus # */
|
|
if (bus > 2)
|
|
address = (bus << 16) | (dev << 11) | (func << 8) | (offset & 0xfc) |
|
|
0x80000000 | 0x1;
|
|
else
|
|
address = (dev << 11) | (func << 8) | (offset & 0xfc) | 0x80000000;
|
|
|
|
address_reg = RM9000x2_OCD_HTCFGA;
|
|
data_reg = RM9000x2_OCD_HTCFGD;
|
|
|
|
RM9K_WRITE(address_reg, address);
|
|
|
|
if ((offset & 0x3) == 0) {
|
|
offset1 = 0x3;
|
|
}
|
|
if ((offset & 0x3) == 1) {
|
|
offset1 = 0x2;
|
|
}
|
|
if ((offset & 0x3) == 2) {
|
|
offset1 = 0x1;
|
|
}
|
|
if ((offset & 0x3) == 3) {
|
|
offset1 = 0x0;
|
|
}
|
|
RM9K_READ_8(data_reg + offset1, val);
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
}
|
|
|
|
|
|
static int titan_ht_config_write_dword(struct pci_dev *device,
|
|
int offset, u8 val)
|
|
{
|
|
int dev, bus, func;
|
|
uint32_t address_reg, data_reg;
|
|
uint32_t address;
|
|
|
|
bus = device->bus->number;
|
|
dev = PCI_SLOT(device->devfn);
|
|
func = PCI_FUNC(device->devfn);
|
|
|
|
/* XXX Need to change the Bus # */
|
|
if (bus > 2)
|
|
address = (bus << 16) | (dev << 11) | (func << 8) | (offset & 0xfc) |
|
|
0x80000000 | 0x1;
|
|
else
|
|
address = (dev << 11) | (func << 8) | (offset & 0xfc) | 0x80000000;
|
|
|
|
address_reg = RM9000x2_OCD_HTCFGA;
|
|
data_reg = RM9000x2_OCD_HTCFGD;
|
|
|
|
RM9K_WRITE(address_reg, address);
|
|
RM9K_WRITE(data_reg, val);
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
}
|
|
|
|
static int titan_ht_config_write_word(struct pci_dev *device,
|
|
int offset, u8 val)
|
|
{
|
|
int dev, bus, func;
|
|
uint32_t address_reg, data_reg;
|
|
uint32_t address;
|
|
|
|
bus = device->bus->number;
|
|
dev = PCI_SLOT(device->devfn);
|
|
func = PCI_FUNC(device->devfn);
|
|
|
|
/* XXX Need to change the Bus # */
|
|
if (bus > 2)
|
|
address = (bus << 16) | (dev << 11) | (func << 8) | (offset & 0xfc) |
|
|
0x80000000 | 0x1;
|
|
else
|
|
address = (dev << 11) | (func << 8) | (offset & 0xfc) | 0x80000000;
|
|
|
|
address_reg = RM9000x2_OCD_HTCFGA;
|
|
data_reg = RM9000x2_OCD_HTCFGD;
|
|
|
|
if ((offset & 0x3) == 0)
|
|
offset = 0x2;
|
|
else
|
|
offset = 0x0;
|
|
|
|
RM9K_WRITE(address_reg, address);
|
|
RM9K_WRITE_16(data_reg + offset, val);
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
}
|
|
|
|
static int titan_ht_config_write_byte(struct pci_dev *device,
|
|
int offset, u8 val)
|
|
{
|
|
int dev, bus, func;
|
|
uint32_t address_reg, data_reg;
|
|
uint32_t address;
|
|
int offset1;
|
|
|
|
bus = device->bus->number;
|
|
dev = PCI_SLOT(device->devfn);
|
|
func = PCI_FUNC(device->devfn);
|
|
|
|
/* XXX Need to change the Bus # */
|
|
if (bus > 2)
|
|
address = (bus << 16) | (dev << 11) | (func << 8) | (offset & 0xfc) |
|
|
0x80000000 | 0x1;
|
|
else
|
|
address = (dev << 11) | (func << 8) | (offset & 0xfc) | 0x80000000;
|
|
|
|
address_reg = RM9000x2_OCD_HTCFGA;
|
|
data_reg = RM9000x2_OCD_HTCFGD;
|
|
|
|
RM9K_WRITE(address_reg, address);
|
|
|
|
if ((offset & 0x3) == 0) {
|
|
offset1 = 0x3;
|
|
}
|
|
if ((offset & 0x3) == 1) {
|
|
offset1 = 0x2;
|
|
}
|
|
if ((offset & 0x3) == 2) {
|
|
offset1 = 0x1;
|
|
}
|
|
if ((offset & 0x3) == 3) {
|
|
offset1 = 0x0;
|
|
}
|
|
|
|
RM9K_WRITE_8(data_reg + offset1, val);
|
|
return PCIBIOS_SUCCESSFUL;
|
|
}
|
|
|
|
|
|
static void titan_pcibios_set_master(struct pci_dev *dev)
|
|
{
|
|
u16 cmd;
|
|
int bus = dev->bus->number;
|
|
|
|
if (check_titan_htlink())
|
|
titan_ht_config_read_word(dev, PCI_COMMAND, &cmd);
|
|
|
|
cmd |= PCI_COMMAND_MASTER;
|
|
|
|
if (check_titan_htlink())
|
|
titan_ht_config_write_word(dev, PCI_COMMAND, cmd);
|
|
}
|
|
|
|
|
|
int pcibios_enable_resources(struct pci_dev *dev)
|
|
{
|
|
u16 cmd, old_cmd;
|
|
u8 tmp1;
|
|
int idx;
|
|
struct resource *r;
|
|
int bus = dev->bus->number;
|
|
|
|
if (check_titan_htlink())
|
|
titan_ht_config_read_word(dev, PCI_COMMAND, &cmd);
|
|
|
|
old_cmd = cmd;
|
|
for (idx = 0; idx < 6; idx++) {
|
|
r = &dev->resource[idx];
|
|
if (!r->start && r->end) {
|
|
printk(KERN_ERR
|
|
"PCI: Device %s not available because of "
|
|
"resource collisions\n", pci_name(dev));
|
|
return -EINVAL;
|
|
}
|
|
if (r->flags & IORESOURCE_IO)
|
|
cmd |= PCI_COMMAND_IO;
|
|
if (r->flags & IORESOURCE_MEM)
|
|
cmd |= PCI_COMMAND_MEMORY;
|
|
}
|
|
if (cmd != old_cmd) {
|
|
if (check_titan_htlink())
|
|
titan_ht_config_write_word(dev, PCI_COMMAND, cmd);
|
|
}
|
|
|
|
if (check_titan_htlink())
|
|
titan_ht_config_read_byte(dev, PCI_CACHE_LINE_SIZE, &tmp1);
|
|
|
|
if (tmp1 != 8) {
|
|
printk(KERN_WARNING "PCI setting cache line size to 8 from "
|
|
"%d\n", tmp1);
|
|
}
|
|
|
|
if (check_titan_htlink())
|
|
titan_ht_config_write_byte(dev, PCI_CACHE_LINE_SIZE, 8);
|
|
|
|
if (check_titan_htlink())
|
|
titan_ht_config_read_byte(dev, PCI_LATENCY_TIMER, &tmp1);
|
|
|
|
if (tmp1 < 32 || tmp1 == 0xff) {
|
|
printk(KERN_WARNING "PCI setting latency timer to 32 from %d\n",
|
|
tmp1);
|
|
}
|
|
|
|
if (check_titan_htlink())
|
|
titan_ht_config_write_byte(dev, PCI_LATENCY_TIMER, 32);
|
|
|
|
return 0;
|
|
}
|
|
|
|
|
|
int pcibios_enable_device(struct pci_dev *dev, int mask)
|
|
{
|
|
return pcibios_enable_resources(dev);
|
|
}
|
|
|
|
resource_size_t pcibios_align_resource(void *data, const struct resource *res,
|
|
resource_size_t size, resource_size_t align)
|
|
{
|
|
struct pci_dev *dev = data;
|
|
resource_size_t start = res->start;
|
|
|
|
if (res->flags & IORESOURCE_IO) {
|
|
/* We need to avoid collisions with `mirrored' VGA ports
|
|
and other strange ISA hardware, so we always want the
|
|
addresses kilobyte aligned. */
|
|
if (size > 0x100) {
|
|
printk(KERN_ERR "PCI: I/O Region %s/%d too large"
|
|
" (%ld bytes)\n", pci_name(dev),
|
|
dev->resource - res, size);
|
|
}
|
|
|
|
start = (start + 1024 - 1) & ~(1024 - 1);
|
|
}
|
|
|
|
return start;
|
|
}
|
|
|
|
struct pci_ops titan_pci_ops = {
|
|
titan_ht_config_read_byte,
|
|
titan_ht_config_read_word,
|
|
titan_ht_config_read_dword,
|
|
titan_ht_config_write_byte,
|
|
titan_ht_config_write_word,
|
|
titan_ht_config_write_dword
|
|
};
|
|
|
|
void __init pcibios_fixup_bus(struct pci_bus *c)
|
|
{
|
|
titan_ht_pcibios_fixup_bus(c);
|
|
}
|
|
|
|
void __init pcibios_init(void)
|
|
{
|
|
|
|
/* Reset PCI I/O and PCI MEM values */
|
|
/* XXX Need to add the proper values here */
|
|
ioport_resource.start = 0xe0000000;
|
|
ioport_resource.end = 0xe0000000 + 0x20000000 - 1;
|
|
iomem_resource.start = 0xc0000000;
|
|
iomem_resource.end = 0xc0000000 + 0x20000000 - 1;
|
|
|
|
/* XXX Need to add bus values */
|
|
pci_scan_bus(2, &titan_pci_ops, NULL);
|
|
pci_scan_bus(3, &titan_pci_ops, NULL);
|
|
}
|
|
|
|
/*
|
|
* for parsing "pci=" kernel boot arguments.
|
|
*/
|
|
char *pcibios_setup(char *str)
|
|
{
|
|
printk(KERN_INFO "rr: pcibios_setup\n");
|
|
/* Nothing to do for now. */
|
|
|
|
return str;
|
|
}
|
|
|
|
unsigned __init int pcibios_assign_all_busses(void)
|
|
{
|
|
/* We want to use the PCI bus detection done by PMON */
|
|
return 0;
|
|
}
|
|
|
|
#endif /* CONFIG_HYPERTRANSPORT */
|