344e873e56
This patch enhances the IRQ controller driver to add support for Inter-Processor-Interrupts that are needed to enable SMP support. Signed-off-by: Yehuda Yitschak <yehuday@marvell.com> Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
29 lines
1 KiB
Text
29 lines
1 KiB
Text
Marvell Armada 370 and Armada XP Interrupt Controller
|
|
-----------------------------------------------------
|
|
|
|
Required properties:
|
|
- compatible: Should be "marvell,mpic"
|
|
- interrupt-controller: Identifies the node as an interrupt controller.
|
|
- #interrupt-cells: The number of cells to define the interrupts. Should be 1.
|
|
The cell is the IRQ number
|
|
|
|
- reg: Should contain PMIC registers location and length. First pair
|
|
for the main interrupt registers, second pair for the per-CPU
|
|
interrupt registers. For this last pair, to be compliant with SMP
|
|
support, the "virtual" must be use (For the record, these registers
|
|
automatically map to the interrupt controller registers of the
|
|
current CPU)
|
|
|
|
|
|
|
|
Example:
|
|
|
|
mpic: interrupt-controller@d0020000 {
|
|
compatible = "marvell,mpic";
|
|
#interrupt-cells = <1>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
interrupt-controller;
|
|
reg = <0xd0020a00 0x1d0>,
|
|
<0xd0021070 0x58>;
|
|
};
|