55cd65e48b
The previous patch which implemented a DT binding for sdhci-tegra did not allow all platform data fields to be initialized from DT. The following were missing: is_8bit: Implemented by this patch. pm_flags: Not implemented yet. There are no mainline users of this field. I'm not quite sure what it's for, and hence how to represent this in DT; the value ends up being assigned to host->mmc->pm_caps. While we're at it, fix the binding documentation to refer to "SD/MMC" instead of "eSDHC", since that's the correct name; "eSDHC" was cut/paste from the Freescale binding docs. Signed-off-by: Stephen Warren <swarren@nvidia.com> Signed-off-by: Chris Ball <cjb@laptop.org>
27 lines
815 B
Text
27 lines
815 B
Text
* NVIDIA Tegra Secure Digital Host Controller
|
|
|
|
This controller on Tegra family SoCs provides an interface for MMC, SD,
|
|
and SDIO types of memory cards.
|
|
|
|
Required properties:
|
|
- compatible : Should be "nvidia,<chip>-sdhci"
|
|
- reg : Should contain SD/MMC registers location and length
|
|
- interrupts : Should contain SD/MMC interrupt
|
|
|
|
Optional properties:
|
|
- cd-gpios : Specify GPIOs for card detection
|
|
- wp-gpios : Specify GPIOs for write protection
|
|
- power-gpios : Specify GPIOs for power control
|
|
- support-8bit : Boolean, indicates if 8-bit mode should be used.
|
|
|
|
Example:
|
|
|
|
sdhci@c8000200 {
|
|
compatible = "nvidia,tegra20-sdhci";
|
|
reg = <0xc8000200 0x200>;
|
|
interrupts = <47>;
|
|
cd-gpios = <&gpio 69 0>; /* gpio PI5 */
|
|
wp-gpios = <&gpio 57 0>; /* gpio PH1 */
|
|
power-gpios = <&gpio 155 0>; /* gpio PT3 */
|
|
support-8bit;
|
|
};
|