2009-09-22 00:04:53 +00:00
|
|
|
/*
|
|
|
|
* winbond-cir.c - Driver for the Consumer IR functionality of Winbond
|
|
|
|
* SuperI/O chips.
|
|
|
|
*
|
|
|
|
* Currently supports the Winbond WPCD376i chip (PNP id WEC1022), but
|
|
|
|
* could probably support others (Winbond WEC102X, NatSemi, etc)
|
|
|
|
* with minor modifications.
|
|
|
|
*
|
2011-03-30 14:20:14 +00:00
|
|
|
* Original Author: David Härdeman <david@hardeman.nu>
|
2012-10-24 20:22:42 +00:00
|
|
|
* Copyright (C) 2012 Sean Young <sean@mess.org>
|
2011-03-30 14:20:14 +00:00
|
|
|
* Copyright (C) 2009 - 2011 David Härdeman <david@hardeman.nu>
|
2009-09-22 00:04:53 +00:00
|
|
|
*
|
2010-10-29 19:08:28 +00:00
|
|
|
* Dedicated to my daughter Matilda, without whose loving attention this
|
|
|
|
* driver would have been finished in half the time and with a fraction
|
2009-09-22 00:04:53 +00:00
|
|
|
* of the bugs.
|
|
|
|
*
|
|
|
|
* Written using:
|
|
|
|
* o Winbond WPCD376I datasheet helpfully provided by Jesse Barnes at Intel
|
|
|
|
* o NatSemi PC87338/PC97338 datasheet (for the serial port stuff)
|
|
|
|
* o DSDT dumps
|
|
|
|
*
|
|
|
|
* Supported features:
|
2011-04-28 15:13:22 +00:00
|
|
|
* o IR Receive
|
|
|
|
* o IR Transmit
|
2009-09-22 00:04:53 +00:00
|
|
|
* o Wake-On-CIR functionality
|
2012-10-24 20:22:42 +00:00
|
|
|
* o Carrier detection
|
2009-09-22 00:04:53 +00:00
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
* (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
|
|
*/
|
|
|
|
|
2011-08-21 22:56:47 +00:00
|
|
|
#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
|
|
|
|
|
2009-09-22 00:04:53 +00:00
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/pnp.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/timer.h>
|
|
|
|
#include <linux/leds.h>
|
|
|
|
#include <linux/spinlock.h>
|
|
|
|
#include <linux/pci_ids.h>
|
|
|
|
#include <linux/io.h>
|
|
|
|
#include <linux/bitrev.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 08:04:11 +00:00
|
|
|
#include <linux/slab.h>
|
2011-04-28 15:13:22 +00:00
|
|
|
#include <linux/wait.h>
|
|
|
|
#include <linux/sched.h>
|
2010-11-17 16:28:38 +00:00
|
|
|
#include <media/rc-core.h>
|
2009-09-22 00:04:53 +00:00
|
|
|
|
|
|
|
#define DRVNAME "winbond-cir"
|
|
|
|
|
|
|
|
/* CEIR Wake-Up Registers, relative to data->wbase */
|
|
|
|
#define WBCIR_REG_WCEIR_CTL 0x03 /* CEIR Receiver Control */
|
|
|
|
#define WBCIR_REG_WCEIR_STS 0x04 /* CEIR Receiver Status */
|
|
|
|
#define WBCIR_REG_WCEIR_EV_EN 0x05 /* CEIR Receiver Event Enable */
|
|
|
|
#define WBCIR_REG_WCEIR_CNTL 0x06 /* CEIR Receiver Counter Low */
|
|
|
|
#define WBCIR_REG_WCEIR_CNTH 0x07 /* CEIR Receiver Counter High */
|
|
|
|
#define WBCIR_REG_WCEIR_INDEX 0x08 /* CEIR Receiver Index */
|
|
|
|
#define WBCIR_REG_WCEIR_DATA 0x09 /* CEIR Receiver Data */
|
|
|
|
#define WBCIR_REG_WCEIR_CSL 0x0A /* CEIR Re. Compare Strlen */
|
|
|
|
#define WBCIR_REG_WCEIR_CFG1 0x0B /* CEIR Re. Configuration 1 */
|
|
|
|
#define WBCIR_REG_WCEIR_CFG2 0x0C /* CEIR Re. Configuration 2 */
|
|
|
|
|
|
|
|
/* CEIR Enhanced Functionality Registers, relative to data->ebase */
|
|
|
|
#define WBCIR_REG_ECEIR_CTS 0x00 /* Enhanced IR Control Status */
|
|
|
|
#define WBCIR_REG_ECEIR_CCTL 0x01 /* Infrared Counter Control */
|
|
|
|
#define WBCIR_REG_ECEIR_CNT_LO 0x02 /* Infrared Counter LSB */
|
|
|
|
#define WBCIR_REG_ECEIR_CNT_HI 0x03 /* Infrared Counter MSB */
|
|
|
|
#define WBCIR_REG_ECEIR_IREM 0x04 /* Infrared Emitter Status */
|
|
|
|
|
|
|
|
/* SP3 Banked Registers, relative to data->sbase */
|
|
|
|
#define WBCIR_REG_SP3_BSR 0x03 /* Bank Select, all banks */
|
|
|
|
/* Bank 0 */
|
|
|
|
#define WBCIR_REG_SP3_RXDATA 0x00 /* FIFO RX data (r) */
|
|
|
|
#define WBCIR_REG_SP3_TXDATA 0x00 /* FIFO TX data (w) */
|
|
|
|
#define WBCIR_REG_SP3_IER 0x01 /* Interrupt Enable */
|
|
|
|
#define WBCIR_REG_SP3_EIR 0x02 /* Event Identification (r) */
|
|
|
|
#define WBCIR_REG_SP3_FCR 0x02 /* FIFO Control (w) */
|
|
|
|
#define WBCIR_REG_SP3_MCR 0x04 /* Mode Control */
|
|
|
|
#define WBCIR_REG_SP3_LSR 0x05 /* Link Status */
|
|
|
|
#define WBCIR_REG_SP3_MSR 0x06 /* Modem Status */
|
|
|
|
#define WBCIR_REG_SP3_ASCR 0x07 /* Aux Status and Control */
|
|
|
|
/* Bank 2 */
|
|
|
|
#define WBCIR_REG_SP3_BGDL 0x00 /* Baud Divisor LSB */
|
|
|
|
#define WBCIR_REG_SP3_BGDH 0x01 /* Baud Divisor MSB */
|
|
|
|
#define WBCIR_REG_SP3_EXCR1 0x02 /* Extended Control 1 */
|
|
|
|
#define WBCIR_REG_SP3_EXCR2 0x04 /* Extended Control 2 */
|
|
|
|
#define WBCIR_REG_SP3_TXFLV 0x06 /* TX FIFO Level */
|
|
|
|
#define WBCIR_REG_SP3_RXFLV 0x07 /* RX FIFO Level */
|
|
|
|
/* Bank 3 */
|
|
|
|
#define WBCIR_REG_SP3_MRID 0x00 /* Module Identification */
|
|
|
|
#define WBCIR_REG_SP3_SH_LCR 0x01 /* LCR Shadow */
|
|
|
|
#define WBCIR_REG_SP3_SH_FCR 0x02 /* FCR Shadow */
|
|
|
|
/* Bank 4 */
|
|
|
|
#define WBCIR_REG_SP3_IRCR1 0x02 /* Infrared Control 1 */
|
|
|
|
/* Bank 5 */
|
|
|
|
#define WBCIR_REG_SP3_IRCR2 0x04 /* Infrared Control 2 */
|
|
|
|
/* Bank 6 */
|
|
|
|
#define WBCIR_REG_SP3_IRCR3 0x00 /* Infrared Control 3 */
|
2010-10-29 19:08:28 +00:00
|
|
|
#define WBCIR_REG_SP3_SIR_PW 0x02 /* SIR Pulse Width */
|
2009-09-22 00:04:53 +00:00
|
|
|
/* Bank 7 */
|
|
|
|
#define WBCIR_REG_SP3_IRRXDC 0x00 /* IR RX Demod Control */
|
|
|
|
#define WBCIR_REG_SP3_IRTXMC 0x01 /* IR TX Mod Control */
|
|
|
|
#define WBCIR_REG_SP3_RCCFG 0x02 /* CEIR Config */
|
|
|
|
#define WBCIR_REG_SP3_IRCFG1 0x04 /* Infrared Config 1 */
|
|
|
|
#define WBCIR_REG_SP3_IRCFG4 0x07 /* Infrared Config 4 */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Magic values follow
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* No interrupts for WBCIR_REG_SP3_IER and WBCIR_REG_SP3_EIR */
|
|
|
|
#define WBCIR_IRQ_NONE 0x00
|
|
|
|
/* RX data bit for WBCIR_REG_SP3_IER and WBCIR_REG_SP3_EIR */
|
|
|
|
#define WBCIR_IRQ_RX 0x01
|
2011-04-28 15:13:22 +00:00
|
|
|
/* TX data low bit for WBCIR_REG_SP3_IER and WBCIR_REG_SP3_EIR */
|
|
|
|
#define WBCIR_IRQ_TX_LOW 0x02
|
2009-09-22 00:04:53 +00:00
|
|
|
/* Over/Under-flow bit for WBCIR_REG_SP3_IER and WBCIR_REG_SP3_EIR */
|
|
|
|
#define WBCIR_IRQ_ERR 0x04
|
2011-04-28 15:13:22 +00:00
|
|
|
/* TX data empty bit for WBCEIR_REG_SP3_IER and WBCIR_REG_SP3_EIR */
|
|
|
|
#define WBCIR_IRQ_TX_EMPTY 0x20
|
2009-09-22 00:04:53 +00:00
|
|
|
/* Led enable/disable bit for WBCIR_REG_ECEIR_CTS */
|
|
|
|
#define WBCIR_LED_ENABLE 0x80
|
|
|
|
/* RX data available bit for WBCIR_REG_SP3_LSR */
|
|
|
|
#define WBCIR_RX_AVAIL 0x01
|
2011-04-28 15:13:22 +00:00
|
|
|
/* RX data overrun error bit for WBCIR_REG_SP3_LSR */
|
|
|
|
#define WBCIR_RX_OVERRUN 0x02
|
|
|
|
/* TX End-Of-Transmission bit for WBCIR_REG_SP3_ASCR */
|
|
|
|
#define WBCIR_TX_EOT 0x04
|
2009-09-22 00:04:53 +00:00
|
|
|
/* RX disable bit for WBCIR_REG_SP3_ASCR */
|
|
|
|
#define WBCIR_RX_DISABLE 0x20
|
2011-04-28 15:13:22 +00:00
|
|
|
/* TX data underrun error bit for WBCIR_REG_SP3_ASCR */
|
|
|
|
#define WBCIR_TX_UNDERRUN 0x40
|
2009-09-22 00:04:53 +00:00
|
|
|
/* Extended mode enable bit for WBCIR_REG_SP3_EXCR1 */
|
|
|
|
#define WBCIR_EXT_ENABLE 0x01
|
|
|
|
/* Select compare register in WBCIR_REG_WCEIR_INDEX (bits 5 & 6) */
|
|
|
|
#define WBCIR_REGSEL_COMPARE 0x10
|
|
|
|
/* Select mask register in WBCIR_REG_WCEIR_INDEX (bits 5 & 6) */
|
|
|
|
#define WBCIR_REGSEL_MASK 0x20
|
|
|
|
/* Starting address of selected register in WBCIR_REG_WCEIR_INDEX */
|
|
|
|
#define WBCIR_REG_ADDR0 0x00
|
2012-10-24 20:22:42 +00:00
|
|
|
/* Enable carrier counter */
|
|
|
|
#define WBCIR_CNTR_EN 0x01
|
|
|
|
/* Reset carrier counter */
|
|
|
|
#define WBCIR_CNTR_R 0x02
|
|
|
|
/* Invert TX */
|
|
|
|
#define WBCIR_IRTX_INV 0x04
|
2013-01-06 16:19:43 +00:00
|
|
|
/* Receiver oversampling */
|
|
|
|
#define WBCIR_RX_T_OV 0x40
|
2009-09-22 00:04:53 +00:00
|
|
|
|
|
|
|
/* Valid banks for the SP3 UART */
|
|
|
|
enum wbcir_bank {
|
|
|
|
WBCIR_BANK_0 = 0x00,
|
|
|
|
WBCIR_BANK_1 = 0x80,
|
|
|
|
WBCIR_BANK_2 = 0xE0,
|
|
|
|
WBCIR_BANK_3 = 0xE4,
|
|
|
|
WBCIR_BANK_4 = 0xE8,
|
|
|
|
WBCIR_BANK_5 = 0xEC,
|
|
|
|
WBCIR_BANK_6 = 0xF0,
|
|
|
|
WBCIR_BANK_7 = 0xF4,
|
|
|
|
};
|
|
|
|
|
2010-10-29 19:08:28 +00:00
|
|
|
/* Supported power-on IR Protocols */
|
2009-09-22 00:04:53 +00:00
|
|
|
enum wbcir_protocol {
|
|
|
|
IR_PROTOCOL_RC5 = 0x0,
|
|
|
|
IR_PROTOCOL_NEC = 0x1,
|
|
|
|
IR_PROTOCOL_RC6 = 0x2,
|
|
|
|
};
|
|
|
|
|
2011-04-28 15:13:22 +00:00
|
|
|
/* Possible states for IR reception */
|
|
|
|
enum wbcir_rxstate {
|
|
|
|
WBCIR_RXSTATE_INACTIVE = 0,
|
|
|
|
WBCIR_RXSTATE_ACTIVE,
|
|
|
|
WBCIR_RXSTATE_ERROR
|
|
|
|
};
|
|
|
|
|
|
|
|
/* Possible states for IR transmission */
|
|
|
|
enum wbcir_txstate {
|
|
|
|
WBCIR_TXSTATE_INACTIVE = 0,
|
|
|
|
WBCIR_TXSTATE_ACTIVE,
|
|
|
|
WBCIR_TXSTATE_ERROR
|
|
|
|
};
|
|
|
|
|
2009-09-22 00:04:53 +00:00
|
|
|
/* Misc */
|
2012-10-17 14:38:21 +00:00
|
|
|
#define WBCIR_NAME "Winbond CIR"
|
2009-09-22 00:04:53 +00:00
|
|
|
#define WBCIR_ID_FAMILY 0xF1 /* Family ID for the WPCD376I */
|
|
|
|
#define WBCIR_ID_CHIP 0x04 /* Chip ID for the WPCD376I */
|
|
|
|
#define INVALID_SCANCODE 0x7FFFFFFF /* Invalid with all protos */
|
|
|
|
#define WAKEUP_IOMEM_LEN 0x10 /* Wake-Up I/O Reg Len */
|
|
|
|
#define EHFUNC_IOMEM_LEN 0x10 /* Enhanced Func I/O Reg Len */
|
|
|
|
#define SP_IOMEM_LEN 0x08 /* Serial Port 3 (IR) Reg Len */
|
|
|
|
|
2010-10-29 19:08:28 +00:00
|
|
|
/* Per-device data */
|
2009-09-22 00:04:53 +00:00
|
|
|
struct wbcir_data {
|
2010-10-29 19:08:28 +00:00
|
|
|
spinlock_t spinlock;
|
2011-04-28 15:13:22 +00:00
|
|
|
struct rc_dev *dev;
|
|
|
|
struct led_classdev led;
|
2010-10-29 19:08:28 +00:00
|
|
|
|
2009-09-22 00:04:53 +00:00
|
|
|
unsigned long wbase; /* Wake-Up Baseaddr */
|
|
|
|
unsigned long ebase; /* Enhanced Func. Baseaddr */
|
|
|
|
unsigned long sbase; /* Serial Port Baseaddr */
|
|
|
|
unsigned int irq; /* Serial Port IRQ */
|
2011-04-28 15:13:22 +00:00
|
|
|
u8 irqmask;
|
2009-09-22 00:04:53 +00:00
|
|
|
|
2011-04-28 15:13:22 +00:00
|
|
|
/* RX state */
|
|
|
|
enum wbcir_rxstate rxstate;
|
2009-09-22 00:04:53 +00:00
|
|
|
struct led_trigger *rxtrigger;
|
2012-10-24 20:22:42 +00:00
|
|
|
int carrier_report_enabled;
|
|
|
|
u32 pulse_duration;
|
2009-09-22 00:04:53 +00:00
|
|
|
|
2011-04-28 15:13:22 +00:00
|
|
|
/* TX state */
|
|
|
|
enum wbcir_txstate txstate;
|
|
|
|
struct led_trigger *txtrigger;
|
|
|
|
u32 txlen;
|
|
|
|
u32 txoff;
|
|
|
|
u32 *txbuf;
|
|
|
|
u8 txmask;
|
|
|
|
u32 txcarrier;
|
2009-09-22 00:04:53 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
static enum wbcir_protocol protocol = IR_PROTOCOL_RC6;
|
|
|
|
module_param(protocol, uint, 0444);
|
2010-10-29 19:08:28 +00:00
|
|
|
MODULE_PARM_DESC(protocol, "IR protocol to use for the power-on command "
|
2009-09-22 00:04:53 +00:00
|
|
|
"(0 = RC5, 1 = NEC, 2 = RC6A, default)");
|
|
|
|
|
2012-01-12 23:02:20 +00:00
|
|
|
static bool invert; /* default = 0 */
|
2009-09-22 00:04:53 +00:00
|
|
|
module_param(invert, bool, 0444);
|
|
|
|
MODULE_PARM_DESC(invert, "Invert the signal from the IR receiver");
|
|
|
|
|
2012-01-12 23:02:20 +00:00
|
|
|
static bool txandrx; /* default = 0 */
|
2011-04-28 15:13:22 +00:00
|
|
|
module_param(txandrx, bool, 0444);
|
2012-07-02 00:58:00 +00:00
|
|
|
MODULE_PARM_DESC(txandrx, "Allow simultaneous TX and RX");
|
2011-04-28 15:13:22 +00:00
|
|
|
|
2009-09-22 00:04:53 +00:00
|
|
|
static unsigned int wake_sc = 0x800F040C;
|
|
|
|
module_param(wake_sc, uint, 0644);
|
|
|
|
MODULE_PARM_DESC(wake_sc, "Scancode of the power-on IR command");
|
|
|
|
|
|
|
|
static unsigned int wake_rc6mode = 6;
|
|
|
|
module_param(wake_rc6mode, uint, 0644);
|
|
|
|
MODULE_PARM_DESC(wake_rc6mode, "RC6 mode for the power-on command "
|
|
|
|
"(0 = 0, 6 = 6A, default)");
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/*****************************************************************************
|
|
|
|
*
|
|
|
|
* UTILITY FUNCTIONS
|
|
|
|
*
|
|
|
|
*****************************************************************************/
|
|
|
|
|
|
|
|
/* Caller needs to hold wbcir_lock */
|
|
|
|
static void
|
|
|
|
wbcir_set_bits(unsigned long addr, u8 bits, u8 mask)
|
|
|
|
{
|
|
|
|
u8 val;
|
|
|
|
|
|
|
|
val = inb(addr);
|
|
|
|
val = ((val & ~mask) | (bits & mask));
|
|
|
|
outb(val, addr);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Selects the register bank for the serial port */
|
|
|
|
static inline void
|
|
|
|
wbcir_select_bank(struct wbcir_data *data, enum wbcir_bank bank)
|
|
|
|
{
|
|
|
|
outb(bank, data->sbase + WBCIR_REG_SP3_BSR);
|
|
|
|
}
|
|
|
|
|
2011-04-28 15:13:22 +00:00
|
|
|
static inline void
|
|
|
|
wbcir_set_irqmask(struct wbcir_data *data, u8 irqmask)
|
|
|
|
{
|
|
|
|
if (data->irqmask == irqmask)
|
|
|
|
return;
|
|
|
|
|
|
|
|
wbcir_select_bank(data, WBCIR_BANK_0);
|
|
|
|
outb(irqmask, data->sbase + WBCIR_REG_SP3_IER);
|
|
|
|
data->irqmask = irqmask;
|
|
|
|
}
|
|
|
|
|
2009-09-22 00:04:53 +00:00
|
|
|
static enum led_brightness
|
|
|
|
wbcir_led_brightness_get(struct led_classdev *led_cdev)
|
|
|
|
{
|
|
|
|
struct wbcir_data *data = container_of(led_cdev,
|
|
|
|
struct wbcir_data,
|
|
|
|
led);
|
|
|
|
|
|
|
|
if (inb(data->ebase + WBCIR_REG_ECEIR_CTS) & WBCIR_LED_ENABLE)
|
|
|
|
return LED_FULL;
|
|
|
|
else
|
|
|
|
return LED_OFF;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
|
|
|
wbcir_led_brightness_set(struct led_classdev *led_cdev,
|
2010-10-29 19:08:28 +00:00
|
|
|
enum led_brightness brightness)
|
2009-09-22 00:04:53 +00:00
|
|
|
{
|
|
|
|
struct wbcir_data *data = container_of(led_cdev,
|
|
|
|
struct wbcir_data,
|
|
|
|
led);
|
|
|
|
|
|
|
|
wbcir_set_bits(data->ebase + WBCIR_REG_ECEIR_CTS,
|
|
|
|
brightness == LED_OFF ? 0x00 : WBCIR_LED_ENABLE,
|
|
|
|
WBCIR_LED_ENABLE);
|
|
|
|
}
|
|
|
|
|
2010-10-29 19:08:28 +00:00
|
|
|
/* Manchester encodes bits to RC6 message cells (see wbcir_shutdown) */
|
2009-09-22 00:04:53 +00:00
|
|
|
static u8
|
|
|
|
wbcir_to_rc6cells(u8 val)
|
|
|
|
{
|
|
|
|
u8 coded = 0x00;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
val &= 0x0F;
|
|
|
|
for (i = 0; i < 4; i++) {
|
|
|
|
if (val & 0x01)
|
|
|
|
coded |= 0x02 << (i * 2);
|
|
|
|
else
|
|
|
|
coded |= 0x01 << (i * 2);
|
|
|
|
val >>= 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
return coded;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*****************************************************************************
|
|
|
|
*
|
|
|
|
* INTERRUPT FUNCTIONS
|
|
|
|
*
|
|
|
|
*****************************************************************************/
|
|
|
|
|
2012-10-24 20:22:42 +00:00
|
|
|
static void
|
|
|
|
wbcir_carrier_report(struct wbcir_data *data)
|
|
|
|
{
|
|
|
|
unsigned counter = inb(data->ebase + WBCIR_REG_ECEIR_CNT_LO) |
|
|
|
|
inb(data->ebase + WBCIR_REG_ECEIR_CNT_HI) << 8;
|
|
|
|
|
|
|
|
if (counter > 0 && counter < 0xffff) {
|
|
|
|
DEFINE_IR_RAW_EVENT(ev);
|
|
|
|
|
|
|
|
ev.carrier_report = 1;
|
|
|
|
ev.carrier = DIV_ROUND_CLOSEST(counter * 1000000u,
|
|
|
|
data->pulse_duration);
|
|
|
|
|
|
|
|
ir_raw_event_store(data->dev, &ev);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* reset and restart the counter */
|
|
|
|
data->pulse_duration = 0;
|
|
|
|
wbcir_set_bits(data->ebase + WBCIR_REG_ECEIR_CCTL, WBCIR_CNTR_R,
|
|
|
|
WBCIR_CNTR_EN | WBCIR_CNTR_R);
|
|
|
|
wbcir_set_bits(data->ebase + WBCIR_REG_ECEIR_CCTL, WBCIR_CNTR_EN,
|
|
|
|
WBCIR_CNTR_EN | WBCIR_CNTR_R);
|
|
|
|
}
|
|
|
|
|
2011-04-28 15:13:22 +00:00
|
|
|
static void
|
2011-04-28 15:13:27 +00:00
|
|
|
wbcir_idle_rx(struct rc_dev *dev, bool idle)
|
2009-09-22 00:04:53 +00:00
|
|
|
{
|
2011-04-28 15:13:27 +00:00
|
|
|
struct wbcir_data *data = dev->priv;
|
2009-09-22 00:04:53 +00:00
|
|
|
|
2011-04-28 15:13:27 +00:00
|
|
|
if (!idle && data->rxstate == WBCIR_RXSTATE_INACTIVE) {
|
2011-04-28 15:13:22 +00:00
|
|
|
data->rxstate = WBCIR_RXSTATE_ACTIVE;
|
2010-10-29 19:08:28 +00:00
|
|
|
led_trigger_event(data->rxtrigger, LED_FULL);
|
|
|
|
}
|
|
|
|
|
2012-10-24 20:22:40 +00:00
|
|
|
if (idle && data->rxstate != WBCIR_RXSTATE_INACTIVE) {
|
|
|
|
data->rxstate = WBCIR_RXSTATE_INACTIVE;
|
|
|
|
led_trigger_event(data->rxtrigger, LED_OFF);
|
2012-10-24 20:22:42 +00:00
|
|
|
|
|
|
|
if (data->carrier_report_enabled)
|
|
|
|
wbcir_carrier_report(data);
|
|
|
|
|
2011-04-28 15:13:27 +00:00
|
|
|
/* Tell hardware to go idle by setting RXINACTIVE */
|
|
|
|
outb(WBCIR_RX_DISABLE, data->sbase + WBCIR_REG_SP3_ASCR);
|
2012-10-24 20:22:40 +00:00
|
|
|
}
|
2011-04-28 15:13:27 +00:00
|
|
|
}
|
2009-09-22 00:04:53 +00:00
|
|
|
|
2011-04-28 15:13:27 +00:00
|
|
|
static void
|
|
|
|
wbcir_irq_rx(struct wbcir_data *data, struct pnp_dev *device)
|
|
|
|
{
|
|
|
|
u8 irdata;
|
|
|
|
DEFINE_IR_RAW_EVENT(rawir);
|
2012-10-24 20:22:42 +00:00
|
|
|
unsigned duration;
|
2010-10-29 19:08:28 +00:00
|
|
|
|
2011-04-28 15:13:27 +00:00
|
|
|
/* Since RXHDLEV is set, at least 8 bytes are in the FIFO */
|
|
|
|
while (inb(data->sbase + WBCIR_REG_SP3_LSR) & WBCIR_RX_AVAIL) {
|
|
|
|
irdata = inb(data->sbase + WBCIR_REG_SP3_RXDATA);
|
2011-04-28 15:13:22 +00:00
|
|
|
if (data->rxstate == WBCIR_RXSTATE_ERROR)
|
2010-10-29 19:08:28 +00:00
|
|
|
continue;
|
2012-10-24 20:22:42 +00:00
|
|
|
|
2013-01-06 16:19:43 +00:00
|
|
|
duration = ((irdata & 0x7F) + 1) *
|
|
|
|
(data->carrier_report_enabled ? 2 : 10);
|
2011-04-28 15:13:27 +00:00
|
|
|
rawir.pulse = irdata & 0x80 ? false : true;
|
2012-10-24 20:22:42 +00:00
|
|
|
rawir.duration = US_TO_NS(duration);
|
|
|
|
|
|
|
|
if (rawir.pulse)
|
|
|
|
data->pulse_duration += duration;
|
|
|
|
|
2011-04-28 15:13:27 +00:00
|
|
|
ir_raw_event_store_with_filter(data->dev, &rawir);
|
2009-09-22 00:04:53 +00:00
|
|
|
}
|
|
|
|
|
2010-10-29 19:08:28 +00:00
|
|
|
ir_raw_event_handle(data->dev);
|
2011-04-28 15:13:22 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
|
|
|
wbcir_irq_tx(struct wbcir_data *data)
|
|
|
|
{
|
|
|
|
unsigned int space;
|
|
|
|
unsigned int used;
|
|
|
|
u8 bytes[16];
|
|
|
|
u8 byte;
|
|
|
|
|
|
|
|
if (!data->txbuf)
|
|
|
|
return;
|
|
|
|
|
|
|
|
switch (data->txstate) {
|
|
|
|
case WBCIR_TXSTATE_INACTIVE:
|
|
|
|
/* TX FIFO empty */
|
|
|
|
space = 16;
|
|
|
|
led_trigger_event(data->txtrigger, LED_FULL);
|
|
|
|
break;
|
|
|
|
case WBCIR_TXSTATE_ACTIVE:
|
|
|
|
/* TX FIFO low (3 bytes or less) */
|
|
|
|
space = 13;
|
|
|
|
break;
|
|
|
|
case WBCIR_TXSTATE_ERROR:
|
|
|
|
space = 0;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* TX data is run-length coded in bytes: YXXXXXXX
|
|
|
|
* Y = space (1) or pulse (0)
|
|
|
|
* X = duration, encoded as (X + 1) * 10us (i.e 10 to 1280 us)
|
|
|
|
*/
|
|
|
|
for (used = 0; used < space && data->txoff != data->txlen; used++) {
|
|
|
|
if (data->txbuf[data->txoff] == 0) {
|
|
|
|
data->txoff++;
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
byte = min((u32)0x80, data->txbuf[data->txoff]);
|
|
|
|
data->txbuf[data->txoff] -= byte;
|
|
|
|
byte--;
|
|
|
|
byte |= (data->txoff % 2 ? 0x80 : 0x00); /* pulse/space */
|
|
|
|
bytes[used] = byte;
|
|
|
|
}
|
|
|
|
|
|
|
|
while (data->txbuf[data->txoff] == 0 && data->txoff != data->txlen)
|
|
|
|
data->txoff++;
|
|
|
|
|
|
|
|
if (used == 0) {
|
|
|
|
/* Finished */
|
|
|
|
if (data->txstate == WBCIR_TXSTATE_ERROR)
|
|
|
|
/* Clear TX underrun bit */
|
|
|
|
outb(WBCIR_TX_UNDERRUN, data->sbase + WBCIR_REG_SP3_ASCR);
|
|
|
|
wbcir_set_irqmask(data, WBCIR_IRQ_RX | WBCIR_IRQ_ERR);
|
|
|
|
led_trigger_event(data->txtrigger, LED_OFF);
|
2012-08-25 20:46:58 +00:00
|
|
|
kfree(data->txbuf);
|
|
|
|
data->txbuf = NULL;
|
|
|
|
data->txstate = WBCIR_TXSTATE_INACTIVE;
|
2011-04-28 15:13:22 +00:00
|
|
|
} else if (data->txoff == data->txlen) {
|
|
|
|
/* At the end of transmission, tell the hw before last byte */
|
|
|
|
outsb(data->sbase + WBCIR_REG_SP3_TXDATA, bytes, used - 1);
|
|
|
|
outb(WBCIR_TX_EOT, data->sbase + WBCIR_REG_SP3_ASCR);
|
|
|
|
outb(bytes[used - 1], data->sbase + WBCIR_REG_SP3_TXDATA);
|
|
|
|
wbcir_set_irqmask(data, WBCIR_IRQ_RX | WBCIR_IRQ_ERR |
|
|
|
|
WBCIR_IRQ_TX_EMPTY);
|
|
|
|
} else {
|
|
|
|
/* More data to follow... */
|
|
|
|
outsb(data->sbase + WBCIR_REG_SP3_RXDATA, bytes, used);
|
|
|
|
if (data->txstate == WBCIR_TXSTATE_INACTIVE) {
|
|
|
|
wbcir_set_irqmask(data, WBCIR_IRQ_RX | WBCIR_IRQ_ERR |
|
|
|
|
WBCIR_IRQ_TX_LOW);
|
|
|
|
data->txstate = WBCIR_TXSTATE_ACTIVE;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static irqreturn_t
|
|
|
|
wbcir_irq_handler(int irqno, void *cookie)
|
|
|
|
{
|
|
|
|
struct pnp_dev *device = cookie;
|
|
|
|
struct wbcir_data *data = pnp_get_drvdata(device);
|
|
|
|
unsigned long flags;
|
|
|
|
u8 status;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&data->spinlock, flags);
|
|
|
|
wbcir_select_bank(data, WBCIR_BANK_0);
|
|
|
|
status = inb(data->sbase + WBCIR_REG_SP3_EIR);
|
|
|
|
status &= data->irqmask;
|
|
|
|
|
|
|
|
if (!status) {
|
|
|
|
spin_unlock_irqrestore(&data->spinlock, flags);
|
|
|
|
return IRQ_NONE;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (status & WBCIR_IRQ_ERR) {
|
|
|
|
/* RX overflow? (read clears bit) */
|
|
|
|
if (inb(data->sbase + WBCIR_REG_SP3_LSR) & WBCIR_RX_OVERRUN) {
|
|
|
|
data->rxstate = WBCIR_RXSTATE_ERROR;
|
|
|
|
ir_raw_event_reset(data->dev);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* TX underflow? */
|
|
|
|
if (inb(data->sbase + WBCIR_REG_SP3_ASCR) & WBCIR_TX_UNDERRUN)
|
|
|
|
data->txstate = WBCIR_TXSTATE_ERROR;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (status & WBCIR_IRQ_RX)
|
|
|
|
wbcir_irq_rx(data, device);
|
|
|
|
|
|
|
|
if (status & (WBCIR_IRQ_TX_LOW | WBCIR_IRQ_TX_EMPTY))
|
|
|
|
wbcir_irq_tx(data);
|
2010-10-29 19:08:28 +00:00
|
|
|
|
|
|
|
spin_unlock_irqrestore(&data->spinlock, flags);
|
2009-09-22 00:04:53 +00:00
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
2011-04-28 15:13:22 +00:00
|
|
|
/*****************************************************************************
|
|
|
|
*
|
|
|
|
* RC-CORE INTERFACE FUNCTIONS
|
|
|
|
*
|
|
|
|
*****************************************************************************/
|
|
|
|
|
2012-10-24 20:22:42 +00:00
|
|
|
static int
|
|
|
|
wbcir_set_carrier_report(struct rc_dev *dev, int enable)
|
|
|
|
{
|
|
|
|
struct wbcir_data *data = dev->priv;
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&data->spinlock, flags);
|
|
|
|
|
|
|
|
if (data->carrier_report_enabled == enable) {
|
|
|
|
spin_unlock_irqrestore(&data->spinlock, flags);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
data->pulse_duration = 0;
|
|
|
|
wbcir_set_bits(data->ebase + WBCIR_REG_ECEIR_CCTL, WBCIR_CNTR_R,
|
|
|
|
WBCIR_CNTR_EN | WBCIR_CNTR_R);
|
|
|
|
|
|
|
|
if (enable && data->dev->idle)
|
|
|
|
wbcir_set_bits(data->ebase + WBCIR_REG_ECEIR_CCTL,
|
|
|
|
WBCIR_CNTR_EN, WBCIR_CNTR_EN | WBCIR_CNTR_R);
|
|
|
|
|
2013-01-06 16:19:43 +00:00
|
|
|
/* Set a higher sampling resolution if carrier reports are enabled */
|
|
|
|
wbcir_select_bank(data, WBCIR_BANK_2);
|
|
|
|
data->dev->rx_resolution = US_TO_NS(enable ? 2 : 10);
|
|
|
|
outb(enable ? 0x03 : 0x0f, data->sbase + WBCIR_REG_SP3_BGDL);
|
|
|
|
outb(0x00, data->sbase + WBCIR_REG_SP3_BGDH);
|
|
|
|
|
|
|
|
/* Enable oversampling if carrier reports are enabled */
|
|
|
|
wbcir_select_bank(data, WBCIR_BANK_7);
|
|
|
|
wbcir_set_bits(data->sbase + WBCIR_REG_SP3_RCCFG,
|
|
|
|
enable ? WBCIR_RX_T_OV : 0, WBCIR_RX_T_OV);
|
|
|
|
|
2012-10-24 20:22:42 +00:00
|
|
|
data->carrier_report_enabled = enable;
|
|
|
|
spin_unlock_irqrestore(&data->spinlock, flags);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2011-04-28 15:13:22 +00:00
|
|
|
static int
|
|
|
|
wbcir_txcarrier(struct rc_dev *dev, u32 carrier)
|
|
|
|
{
|
|
|
|
struct wbcir_data *data = dev->priv;
|
|
|
|
unsigned long flags;
|
|
|
|
u8 val;
|
|
|
|
u32 freq;
|
|
|
|
|
|
|
|
freq = DIV_ROUND_CLOSEST(carrier, 1000);
|
|
|
|
if (freq < 30 || freq > 60)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
switch (freq) {
|
|
|
|
case 58:
|
|
|
|
case 59:
|
|
|
|
case 60:
|
|
|
|
val = freq - 58;
|
|
|
|
freq *= 1000;
|
|
|
|
break;
|
|
|
|
case 57:
|
|
|
|
val = freq - 27;
|
|
|
|
freq = 56900;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
val = freq - 27;
|
|
|
|
freq *= 1000;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
spin_lock_irqsave(&data->spinlock, flags);
|
|
|
|
if (data->txstate != WBCIR_TXSTATE_INACTIVE) {
|
|
|
|
spin_unlock_irqrestore(&data->spinlock, flags);
|
|
|
|
return -EBUSY;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (data->txcarrier != freq) {
|
|
|
|
wbcir_select_bank(data, WBCIR_BANK_7);
|
|
|
|
wbcir_set_bits(data->sbase + WBCIR_REG_SP3_IRTXMC, val, 0x1F);
|
|
|
|
data->txcarrier = freq;
|
|
|
|
}
|
|
|
|
|
|
|
|
spin_unlock_irqrestore(&data->spinlock, flags);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
wbcir_txmask(struct rc_dev *dev, u32 mask)
|
|
|
|
{
|
|
|
|
struct wbcir_data *data = dev->priv;
|
|
|
|
unsigned long flags;
|
|
|
|
u8 val;
|
|
|
|
|
|
|
|
/* Four outputs, only one output can be enabled at a time */
|
|
|
|
switch (mask) {
|
|
|
|
case 0x1:
|
|
|
|
val = 0x0;
|
|
|
|
break;
|
|
|
|
case 0x2:
|
|
|
|
val = 0x1;
|
|
|
|
break;
|
|
|
|
case 0x4:
|
|
|
|
val = 0x2;
|
|
|
|
break;
|
|
|
|
case 0x8:
|
|
|
|
val = 0x3;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
spin_lock_irqsave(&data->spinlock, flags);
|
|
|
|
if (data->txstate != WBCIR_TXSTATE_INACTIVE) {
|
|
|
|
spin_unlock_irqrestore(&data->spinlock, flags);
|
|
|
|
return -EBUSY;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (data->txmask != mask) {
|
|
|
|
wbcir_set_bits(data->ebase + WBCIR_REG_ECEIR_CTS, val, 0x0c);
|
|
|
|
data->txmask = mask;
|
|
|
|
}
|
|
|
|
|
|
|
|
spin_unlock_irqrestore(&data->spinlock, flags);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
2012-08-25 20:46:58 +00:00
|
|
|
wbcir_tx(struct rc_dev *dev, unsigned *b, unsigned count)
|
2011-04-28 15:13:22 +00:00
|
|
|
{
|
|
|
|
struct wbcir_data *data = dev->priv;
|
2012-08-25 20:46:58 +00:00
|
|
|
unsigned *buf;
|
2011-04-28 15:13:22 +00:00
|
|
|
unsigned i;
|
|
|
|
unsigned long flags;
|
|
|
|
|
2012-08-25 20:46:58 +00:00
|
|
|
buf = kmalloc(count * sizeof(*b), GFP_KERNEL);
|
|
|
|
if (!buf)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
/* Convert values to multiples of 10us */
|
|
|
|
for (i = 0; i < count; i++)
|
|
|
|
buf[i] = DIV_ROUND_CLOSEST(b[i], 10);
|
|
|
|
|
2011-04-28 15:13:22 +00:00
|
|
|
/* Not sure if this is possible, but better safe than sorry */
|
|
|
|
spin_lock_irqsave(&data->spinlock, flags);
|
|
|
|
if (data->txstate != WBCIR_TXSTATE_INACTIVE) {
|
|
|
|
spin_unlock_irqrestore(&data->spinlock, flags);
|
2012-08-25 20:46:58 +00:00
|
|
|
kfree(buf);
|
2011-04-28 15:13:22 +00:00
|
|
|
return -EBUSY;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Fill the TX fifo once, the irq handler will do the rest */
|
|
|
|
data->txbuf = buf;
|
|
|
|
data->txlen = count;
|
|
|
|
data->txoff = 0;
|
|
|
|
wbcir_irq_tx(data);
|
|
|
|
|
|
|
|
/* We're done */
|
|
|
|
spin_unlock_irqrestore(&data->spinlock, flags);
|
|
|
|
return count;
|
|
|
|
}
|
2009-09-22 00:04:53 +00:00
|
|
|
|
|
|
|
/*****************************************************************************
|
|
|
|
*
|
2010-02-24 10:08:29 +00:00
|
|
|
* SETUP/INIT/SUSPEND/RESUME FUNCTIONS
|
2009-09-22 00:04:53 +00:00
|
|
|
*
|
|
|
|
*****************************************************************************/
|
|
|
|
|
|
|
|
static void
|
|
|
|
wbcir_shutdown(struct pnp_dev *device)
|
|
|
|
{
|
|
|
|
struct device *dev = &device->dev;
|
|
|
|
struct wbcir_data *data = pnp_get_drvdata(device);
|
2011-04-28 15:13:17 +00:00
|
|
|
bool do_wake = true;
|
2009-09-22 00:04:53 +00:00
|
|
|
u8 match[11];
|
|
|
|
u8 mask[11];
|
|
|
|
u8 rc6_csl = 0;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
memset(match, 0, sizeof(match));
|
|
|
|
memset(mask, 0, sizeof(mask));
|
|
|
|
|
|
|
|
if (wake_sc == INVALID_SCANCODE || !device_may_wakeup(dev)) {
|
2011-04-28 15:13:17 +00:00
|
|
|
do_wake = false;
|
2009-09-22 00:04:53 +00:00
|
|
|
goto finish;
|
|
|
|
}
|
|
|
|
|
|
|
|
switch (protocol) {
|
|
|
|
case IR_PROTOCOL_RC5:
|
|
|
|
if (wake_sc > 0xFFF) {
|
2011-04-28 15:13:17 +00:00
|
|
|
do_wake = false;
|
2009-09-22 00:04:53 +00:00
|
|
|
dev_err(dev, "RC5 - Invalid wake scancode\n");
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Mask = 13 bits, ex toggle */
|
|
|
|
mask[0] = 0xFF;
|
|
|
|
mask[1] = 0x17;
|
|
|
|
|
|
|
|
match[0] = (wake_sc & 0x003F); /* 6 command bits */
|
|
|
|
match[0] |= (wake_sc & 0x0180) >> 1; /* 2 address bits */
|
|
|
|
match[1] = (wake_sc & 0x0E00) >> 9; /* 3 address bits */
|
|
|
|
if (!(wake_sc & 0x0040)) /* 2nd start bit */
|
|
|
|
match[1] |= 0x10;
|
|
|
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
case IR_PROTOCOL_NEC:
|
|
|
|
if (wake_sc > 0xFFFFFF) {
|
2011-04-28 15:13:17 +00:00
|
|
|
do_wake = false;
|
2009-09-22 00:04:53 +00:00
|
|
|
dev_err(dev, "NEC - Invalid wake scancode\n");
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
mask[0] = mask[1] = mask[2] = mask[3] = 0xFF;
|
|
|
|
|
|
|
|
match[1] = bitrev8((wake_sc & 0xFF));
|
|
|
|
match[0] = ~match[1];
|
|
|
|
|
|
|
|
match[3] = bitrev8((wake_sc & 0xFF00) >> 8);
|
|
|
|
if (wake_sc > 0xFFFF)
|
|
|
|
match[2] = bitrev8((wake_sc & 0xFF0000) >> 16);
|
|
|
|
else
|
|
|
|
match[2] = ~match[3];
|
|
|
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
case IR_PROTOCOL_RC6:
|
|
|
|
|
|
|
|
if (wake_rc6mode == 0) {
|
|
|
|
if (wake_sc > 0xFFFF) {
|
2011-04-28 15:13:17 +00:00
|
|
|
do_wake = false;
|
2009-09-22 00:04:53 +00:00
|
|
|
dev_err(dev, "RC6 - Invalid wake scancode\n");
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Command */
|
|
|
|
match[0] = wbcir_to_rc6cells(wake_sc >> 0);
|
|
|
|
mask[0] = 0xFF;
|
|
|
|
match[1] = wbcir_to_rc6cells(wake_sc >> 4);
|
|
|
|
mask[1] = 0xFF;
|
|
|
|
|
|
|
|
/* Address */
|
|
|
|
match[2] = wbcir_to_rc6cells(wake_sc >> 8);
|
|
|
|
mask[2] = 0xFF;
|
|
|
|
match[3] = wbcir_to_rc6cells(wake_sc >> 12);
|
|
|
|
mask[3] = 0xFF;
|
|
|
|
|
|
|
|
/* Header */
|
|
|
|
match[4] = 0x50; /* mode1 = mode0 = 0, ignore toggle */
|
|
|
|
mask[4] = 0xF0;
|
|
|
|
match[5] = 0x09; /* start bit = 1, mode2 = 0 */
|
|
|
|
mask[5] = 0x0F;
|
|
|
|
|
|
|
|
rc6_csl = 44;
|
|
|
|
|
|
|
|
} else if (wake_rc6mode == 6) {
|
|
|
|
i = 0;
|
|
|
|
|
|
|
|
/* Command */
|
|
|
|
match[i] = wbcir_to_rc6cells(wake_sc >> 0);
|
|
|
|
mask[i++] = 0xFF;
|
|
|
|
match[i] = wbcir_to_rc6cells(wake_sc >> 4);
|
|
|
|
mask[i++] = 0xFF;
|
|
|
|
|
|
|
|
/* Address + Toggle */
|
|
|
|
match[i] = wbcir_to_rc6cells(wake_sc >> 8);
|
|
|
|
mask[i++] = 0xFF;
|
|
|
|
match[i] = wbcir_to_rc6cells(wake_sc >> 12);
|
|
|
|
mask[i++] = 0x3F;
|
|
|
|
|
|
|
|
/* Customer bits 7 - 0 */
|
|
|
|
match[i] = wbcir_to_rc6cells(wake_sc >> 16);
|
|
|
|
mask[i++] = 0xFF;
|
|
|
|
match[i] = wbcir_to_rc6cells(wake_sc >> 20);
|
|
|
|
mask[i++] = 0xFF;
|
|
|
|
|
|
|
|
if (wake_sc & 0x80000000) {
|
|
|
|
/* Customer range bit and bits 15 - 8 */
|
|
|
|
match[i] = wbcir_to_rc6cells(wake_sc >> 24);
|
|
|
|
mask[i++] = 0xFF;
|
|
|
|
match[i] = wbcir_to_rc6cells(wake_sc >> 28);
|
|
|
|
mask[i++] = 0xFF;
|
|
|
|
rc6_csl = 76;
|
|
|
|
} else if (wake_sc <= 0x007FFFFF) {
|
|
|
|
rc6_csl = 60;
|
|
|
|
} else {
|
2011-04-28 15:13:17 +00:00
|
|
|
do_wake = false;
|
2009-09-22 00:04:53 +00:00
|
|
|
dev_err(dev, "RC6 - Invalid wake scancode\n");
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Header */
|
|
|
|
match[i] = 0x93; /* mode1 = mode0 = 1, submode = 0 */
|
|
|
|
mask[i++] = 0xFF;
|
|
|
|
match[i] = 0x0A; /* start bit = 1, mode2 = 1 */
|
|
|
|
mask[i++] = 0x0F;
|
|
|
|
|
|
|
|
} else {
|
2011-04-28 15:13:17 +00:00
|
|
|
do_wake = false;
|
2009-09-22 00:04:53 +00:00
|
|
|
dev_err(dev, "RC6 - Invalid wake mode\n");
|
|
|
|
}
|
|
|
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
default:
|
2011-04-28 15:13:17 +00:00
|
|
|
do_wake = false;
|
2009-09-22 00:04:53 +00:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
finish:
|
|
|
|
if (do_wake) {
|
|
|
|
/* Set compare and compare mask */
|
|
|
|
wbcir_set_bits(data->wbase + WBCIR_REG_WCEIR_INDEX,
|
|
|
|
WBCIR_REGSEL_COMPARE | WBCIR_REG_ADDR0,
|
|
|
|
0x3F);
|
|
|
|
outsb(data->wbase + WBCIR_REG_WCEIR_DATA, match, 11);
|
|
|
|
wbcir_set_bits(data->wbase + WBCIR_REG_WCEIR_INDEX,
|
|
|
|
WBCIR_REGSEL_MASK | WBCIR_REG_ADDR0,
|
|
|
|
0x3F);
|
|
|
|
outsb(data->wbase + WBCIR_REG_WCEIR_DATA, mask, 11);
|
|
|
|
|
|
|
|
/* RC6 Compare String Len */
|
|
|
|
outb(rc6_csl, data->wbase + WBCIR_REG_WCEIR_CSL);
|
|
|
|
|
|
|
|
/* Clear status bits NEC_REP, BUFF, MSG_END, MATCH */
|
|
|
|
wbcir_set_bits(data->wbase + WBCIR_REG_WCEIR_STS, 0x17, 0x17);
|
|
|
|
|
|
|
|
/* Clear BUFF_EN, Clear END_EN, Set MATCH_EN */
|
|
|
|
wbcir_set_bits(data->wbase + WBCIR_REG_WCEIR_EV_EN, 0x01, 0x07);
|
|
|
|
|
|
|
|
/* Set CEIR_EN */
|
|
|
|
wbcir_set_bits(data->wbase + WBCIR_REG_WCEIR_CTL, 0x01, 0x01);
|
|
|
|
|
|
|
|
} else {
|
|
|
|
/* Clear BUFF_EN, Clear END_EN, Clear MATCH_EN */
|
|
|
|
wbcir_set_bits(data->wbase + WBCIR_REG_WCEIR_EV_EN, 0x00, 0x07);
|
|
|
|
|
|
|
|
/* Clear CEIR_EN */
|
|
|
|
wbcir_set_bits(data->wbase + WBCIR_REG_WCEIR_CTL, 0x00, 0x01);
|
|
|
|
}
|
|
|
|
|
2010-02-24 10:08:29 +00:00
|
|
|
/*
|
|
|
|
* ACPI will set the HW disable bit for SP3 which means that the
|
|
|
|
* output signals are left in an undefined state which may cause
|
|
|
|
* spurious interrupts which we need to ignore until the hardware
|
|
|
|
* is reinitialized.
|
|
|
|
*/
|
2011-04-28 15:13:22 +00:00
|
|
|
wbcir_set_irqmask(data, WBCIR_IRQ_NONE);
|
2010-02-24 10:08:29 +00:00
|
|
|
disable_irq(data->irq);
|
2011-04-28 15:13:22 +00:00
|
|
|
|
|
|
|
/* Disable LED */
|
|
|
|
led_trigger_event(data->rxtrigger, LED_OFF);
|
|
|
|
led_trigger_event(data->txtrigger, LED_OFF);
|
2009-09-22 00:04:53 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
wbcir_suspend(struct pnp_dev *device, pm_message_t state)
|
|
|
|
{
|
|
|
|
wbcir_shutdown(device);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
2010-02-24 10:08:29 +00:00
|
|
|
wbcir_init_hw(struct wbcir_data *data)
|
2009-09-22 00:04:53 +00:00
|
|
|
{
|
|
|
|
u8 tmp;
|
|
|
|
|
2010-02-24 10:08:29 +00:00
|
|
|
/* Disable interrupts */
|
2011-04-28 15:13:22 +00:00
|
|
|
wbcir_set_irqmask(data, WBCIR_IRQ_NONE);
|
2010-02-24 10:08:29 +00:00
|
|
|
|
2009-09-22 00:04:53 +00:00
|
|
|
/* Set PROT_SEL, RX_INV, Clear CEIR_EN (needed for the led) */
|
|
|
|
tmp = protocol << 4;
|
|
|
|
if (invert)
|
|
|
|
tmp |= 0x08;
|
|
|
|
outb(tmp, data->wbase + WBCIR_REG_WCEIR_CTL);
|
|
|
|
|
|
|
|
/* Clear status bits NEC_REP, BUFF, MSG_END, MATCH */
|
|
|
|
wbcir_set_bits(data->wbase + WBCIR_REG_WCEIR_STS, 0x17, 0x17);
|
|
|
|
|
|
|
|
/* Clear BUFF_EN, Clear END_EN, Clear MATCH_EN */
|
|
|
|
wbcir_set_bits(data->wbase + WBCIR_REG_WCEIR_EV_EN, 0x00, 0x07);
|
|
|
|
|
|
|
|
/* Set RC5 cell time to correspond to 36 kHz */
|
|
|
|
wbcir_set_bits(data->wbase + WBCIR_REG_WCEIR_CFG1, 0x4A, 0x7F);
|
|
|
|
|
|
|
|
/* Set IRTX_INV */
|
|
|
|
if (invert)
|
2012-10-24 20:22:42 +00:00
|
|
|
outb(WBCIR_IRTX_INV, data->ebase + WBCIR_REG_ECEIR_CCTL);
|
2009-09-22 00:04:53 +00:00
|
|
|
else
|
|
|
|
outb(0x00, data->ebase + WBCIR_REG_ECEIR_CCTL);
|
|
|
|
|
|
|
|
/*
|
2011-04-28 15:13:22 +00:00
|
|
|
* Clear IR LED, set SP3 clock to 24Mhz, set TX mask to IRTX1,
|
2009-09-22 00:04:53 +00:00
|
|
|
* set SP3_IRRX_SW to binary 01, helpfully not documented
|
|
|
|
*/
|
|
|
|
outb(0x10, data->ebase + WBCIR_REG_ECEIR_CTS);
|
2011-04-28 15:13:22 +00:00
|
|
|
data->txmask = 0x1;
|
2010-02-24 10:08:29 +00:00
|
|
|
|
|
|
|
/* Enable extended mode */
|
|
|
|
wbcir_select_bank(data, WBCIR_BANK_2);
|
|
|
|
outb(WBCIR_EXT_ENABLE, data->sbase + WBCIR_REG_SP3_EXCR1);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Configure baud generator, IR data will be sampled at
|
|
|
|
* a bitrate of: (24Mhz * prescaler) / (divisor * 16).
|
|
|
|
*
|
|
|
|
* The ECIR registers include a flag to change the
|
|
|
|
* 24Mhz clock freq to 48Mhz.
|
|
|
|
*
|
|
|
|
* It's not documented in the specs, but fifo levels
|
|
|
|
* other than 16 seems to be unsupported.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* prescaler 1.0, tx/rx fifo lvl 16 */
|
|
|
|
outb(0x30, data->sbase + WBCIR_REG_SP3_EXCR2);
|
|
|
|
|
2013-01-06 16:19:43 +00:00
|
|
|
/* Set baud divisor to sample every 10 us */
|
|
|
|
outb(0x0f, data->sbase + WBCIR_REG_SP3_BGDL);
|
2010-02-24 10:08:29 +00:00
|
|
|
outb(0x00, data->sbase + WBCIR_REG_SP3_BGDH);
|
|
|
|
|
|
|
|
/* Set CEIR mode */
|
|
|
|
wbcir_select_bank(data, WBCIR_BANK_0);
|
|
|
|
outb(0xC0, data->sbase + WBCIR_REG_SP3_MCR);
|
|
|
|
inb(data->sbase + WBCIR_REG_SP3_LSR); /* Clear LSR */
|
|
|
|
inb(data->sbase + WBCIR_REG_SP3_MSR); /* Clear MSR */
|
|
|
|
|
2013-01-06 16:19:43 +00:00
|
|
|
/* Disable RX demod, enable run-length enc/dec, set freq span */
|
2010-02-24 10:08:29 +00:00
|
|
|
wbcir_select_bank(data, WBCIR_BANK_7);
|
2013-01-06 16:19:43 +00:00
|
|
|
outb(0x90, data->sbase + WBCIR_REG_SP3_RCCFG);
|
2010-02-24 10:08:29 +00:00
|
|
|
|
|
|
|
/* Disable timer */
|
|
|
|
wbcir_select_bank(data, WBCIR_BANK_4);
|
|
|
|
outb(0x00, data->sbase + WBCIR_REG_SP3_IRCR1);
|
|
|
|
|
2011-04-28 15:13:22 +00:00
|
|
|
/* Disable MSR interrupt, clear AUX_IRX, mask RX during TX? */
|
2010-02-24 10:08:29 +00:00
|
|
|
wbcir_select_bank(data, WBCIR_BANK_5);
|
2011-04-28 15:13:22 +00:00
|
|
|
outb(txandrx ? 0x03 : 0x02, data->sbase + WBCIR_REG_SP3_IRCR2);
|
2010-02-24 10:08:29 +00:00
|
|
|
|
|
|
|
/* Disable CRC */
|
|
|
|
wbcir_select_bank(data, WBCIR_BANK_6);
|
|
|
|
outb(0x20, data->sbase + WBCIR_REG_SP3_IRCR3);
|
|
|
|
|
2011-04-28 15:13:22 +00:00
|
|
|
/* Set RX demodulation freq, not really used */
|
2010-02-24 10:08:29 +00:00
|
|
|
wbcir_select_bank(data, WBCIR_BANK_7);
|
|
|
|
outb(0xF2, data->sbase + WBCIR_REG_SP3_IRRXDC);
|
2011-04-28 15:13:22 +00:00
|
|
|
|
|
|
|
/* Set TX modulation, 36kHz, 7us pulse width */
|
2010-02-24 10:08:29 +00:00
|
|
|
outb(0x69, data->sbase + WBCIR_REG_SP3_IRTXMC);
|
2011-04-28 15:13:22 +00:00
|
|
|
data->txcarrier = 36000;
|
2010-02-24 10:08:29 +00:00
|
|
|
|
|
|
|
/* Set invert and pin direction */
|
|
|
|
if (invert)
|
|
|
|
outb(0x10, data->sbase + WBCIR_REG_SP3_IRCFG4);
|
|
|
|
else
|
|
|
|
outb(0x00, data->sbase + WBCIR_REG_SP3_IRCFG4);
|
|
|
|
|
|
|
|
/* Set FIFO thresholds (RX = 8, TX = 3), reset RX/TX */
|
|
|
|
wbcir_select_bank(data, WBCIR_BANK_0);
|
|
|
|
outb(0x97, data->sbase + WBCIR_REG_SP3_FCR);
|
|
|
|
|
|
|
|
/* Clear AUX status bits */
|
|
|
|
outb(0xE0, data->sbase + WBCIR_REG_SP3_ASCR);
|
|
|
|
|
2011-04-28 15:13:22 +00:00
|
|
|
/* Clear RX state */
|
|
|
|
data->rxstate = WBCIR_RXSTATE_INACTIVE;
|
2010-10-29 19:08:28 +00:00
|
|
|
ir_raw_event_reset(data->dev);
|
2012-10-24 20:22:40 +00:00
|
|
|
ir_raw_event_set_idle(data->dev, true);
|
2010-10-29 19:08:28 +00:00
|
|
|
|
2012-08-25 20:46:58 +00:00
|
|
|
/* Clear TX state */
|
2011-04-28 15:13:22 +00:00
|
|
|
if (data->txstate == WBCIR_TXSTATE_ACTIVE) {
|
2012-08-25 20:46:58 +00:00
|
|
|
kfree(data->txbuf);
|
|
|
|
data->txbuf = NULL;
|
|
|
|
data->txstate = WBCIR_TXSTATE_INACTIVE;
|
2011-04-28 15:13:22 +00:00
|
|
|
}
|
|
|
|
|
2010-02-24 10:08:29 +00:00
|
|
|
/* Enable interrupts */
|
2011-04-28 15:13:22 +00:00
|
|
|
wbcir_set_irqmask(data, WBCIR_IRQ_RX | WBCIR_IRQ_ERR);
|
2010-02-24 10:08:29 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
wbcir_resume(struct pnp_dev *device)
|
|
|
|
{
|
|
|
|
struct wbcir_data *data = pnp_get_drvdata(device);
|
|
|
|
|
|
|
|
wbcir_init_hw(data);
|
|
|
|
enable_irq(data->irq);
|
|
|
|
|
|
|
|
return 0;
|
2009-09-22 00:04:53 +00:00
|
|
|
}
|
|
|
|
|
2012-12-21 21:17:53 +00:00
|
|
|
static int
|
2009-09-22 00:04:53 +00:00
|
|
|
wbcir_probe(struct pnp_dev *device, const struct pnp_device_id *dev_id)
|
|
|
|
{
|
|
|
|
struct device *dev = &device->dev;
|
|
|
|
struct wbcir_data *data;
|
|
|
|
int err;
|
|
|
|
|
|
|
|
if (!(pnp_port_len(device, 0) == EHFUNC_IOMEM_LEN &&
|
|
|
|
pnp_port_len(device, 1) == WAKEUP_IOMEM_LEN &&
|
|
|
|
pnp_port_len(device, 2) == SP_IOMEM_LEN)) {
|
|
|
|
dev_err(dev, "Invalid resources\n");
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
|
|
|
data = kzalloc(sizeof(*data), GFP_KERNEL);
|
|
|
|
if (!data) {
|
|
|
|
err = -ENOMEM;
|
|
|
|
goto exit;
|
|
|
|
}
|
|
|
|
|
|
|
|
pnp_set_drvdata(device, data);
|
|
|
|
|
2010-10-29 19:08:28 +00:00
|
|
|
spin_lock_init(&data->spinlock);
|
2009-09-22 00:04:53 +00:00
|
|
|
data->ebase = pnp_port_start(device, 0);
|
|
|
|
data->wbase = pnp_port_start(device, 1);
|
|
|
|
data->sbase = pnp_port_start(device, 2);
|
|
|
|
data->irq = pnp_irq(device, 0);
|
|
|
|
|
|
|
|
if (data->wbase == 0 || data->ebase == 0 ||
|
|
|
|
data->sbase == 0 || data->irq == 0) {
|
|
|
|
err = -ENODEV;
|
|
|
|
dev_err(dev, "Invalid resources\n");
|
|
|
|
goto exit_free_data;
|
|
|
|
}
|
|
|
|
|
|
|
|
dev_dbg(&device->dev, "Found device "
|
|
|
|
"(w: 0x%lX, e: 0x%lX, s: 0x%lX, i: %u)\n",
|
|
|
|
data->wbase, data->ebase, data->sbase, data->irq);
|
|
|
|
|
|
|
|
led_trigger_register_simple("cir-tx", &data->txtrigger);
|
|
|
|
if (!data->txtrigger) {
|
|
|
|
err = -ENOMEM;
|
2012-04-21 15:25:21 +00:00
|
|
|
goto exit_free_data;
|
2009-09-22 00:04:53 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
led_trigger_register_simple("cir-rx", &data->rxtrigger);
|
|
|
|
if (!data->rxtrigger) {
|
|
|
|
err = -ENOMEM;
|
|
|
|
goto exit_unregister_txtrigger;
|
|
|
|
}
|
|
|
|
|
|
|
|
data->led.name = "cir::activity";
|
|
|
|
data->led.default_trigger = "cir-rx";
|
|
|
|
data->led.brightness_set = wbcir_led_brightness_set;
|
|
|
|
data->led.brightness_get = wbcir_led_brightness_get;
|
|
|
|
err = led_classdev_register(&device->dev, &data->led);
|
|
|
|
if (err)
|
|
|
|
goto exit_unregister_rxtrigger;
|
|
|
|
|
2010-10-29 19:08:28 +00:00
|
|
|
data->dev = rc_allocate_device();
|
|
|
|
if (!data->dev) {
|
2009-09-22 00:04:53 +00:00
|
|
|
err = -ENOMEM;
|
|
|
|
goto exit_unregister_led;
|
|
|
|
}
|
|
|
|
|
2012-04-08 09:13:04 +00:00
|
|
|
data->dev->driver_type = RC_DRIVER_IR_RAW;
|
2012-10-17 14:38:21 +00:00
|
|
|
data->dev->driver_name = DRVNAME;
|
2010-10-29 19:08:28 +00:00
|
|
|
data->dev->input_name = WBCIR_NAME;
|
|
|
|
data->dev->input_phys = "wbcir/cir0";
|
|
|
|
data->dev->input_id.bustype = BUS_HOST;
|
|
|
|
data->dev->input_id.vendor = PCI_VENDOR_ID_WINBOND;
|
|
|
|
data->dev->input_id.product = WBCIR_ID_FAMILY;
|
|
|
|
data->dev->input_id.version = WBCIR_ID_CHIP;
|
2011-04-28 15:13:22 +00:00
|
|
|
data->dev->map_name = RC_MAP_RC6_MCE;
|
2011-04-28 15:13:27 +00:00
|
|
|
data->dev->s_idle = wbcir_idle_rx;
|
2012-10-24 20:22:42 +00:00
|
|
|
data->dev->s_carrier_report = wbcir_set_carrier_report;
|
2011-04-28 15:13:22 +00:00
|
|
|
data->dev->s_tx_mask = wbcir_txmask;
|
|
|
|
data->dev->s_tx_carrier = wbcir_txcarrier;
|
|
|
|
data->dev->tx_ir = wbcir_tx;
|
2010-10-29 19:08:28 +00:00
|
|
|
data->dev->priv = data;
|
|
|
|
data->dev->dev.parent = &device->dev;
|
2012-07-02 00:58:52 +00:00
|
|
|
data->dev->timeout = MS_TO_NS(100);
|
2012-10-24 20:22:41 +00:00
|
|
|
data->dev->rx_resolution = US_TO_NS(2);
|
2012-10-11 22:11:54 +00:00
|
|
|
data->dev->allowed_protos = RC_BIT_ALL;
|
2010-10-29 19:08:28 +00:00
|
|
|
|
2012-11-02 12:13:56 +00:00
|
|
|
err = rc_register_device(data->dev);
|
|
|
|
if (err)
|
|
|
|
goto exit_free_rc;
|
|
|
|
|
2012-04-21 15:25:21 +00:00
|
|
|
if (!request_region(data->wbase, WAKEUP_IOMEM_LEN, DRVNAME)) {
|
|
|
|
dev_err(dev, "Region 0x%lx-0x%lx already in use!\n",
|
|
|
|
data->wbase, data->wbase + WAKEUP_IOMEM_LEN - 1);
|
|
|
|
err = -EBUSY;
|
2012-11-02 12:13:56 +00:00
|
|
|
goto exit_unregister_device;
|
2012-04-21 15:25:21 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
if (!request_region(data->ebase, EHFUNC_IOMEM_LEN, DRVNAME)) {
|
|
|
|
dev_err(dev, "Region 0x%lx-0x%lx already in use!\n",
|
|
|
|
data->ebase, data->ebase + EHFUNC_IOMEM_LEN - 1);
|
|
|
|
err = -EBUSY;
|
|
|
|
goto exit_release_wbase;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!request_region(data->sbase, SP_IOMEM_LEN, DRVNAME)) {
|
|
|
|
dev_err(dev, "Region 0x%lx-0x%lx already in use!\n",
|
|
|
|
data->sbase, data->sbase + SP_IOMEM_LEN - 1);
|
|
|
|
err = -EBUSY;
|
|
|
|
goto exit_release_ebase;
|
|
|
|
}
|
|
|
|
|
|
|
|
err = request_irq(data->irq, wbcir_irq_handler,
|
|
|
|
IRQF_DISABLED, DRVNAME, device);
|
|
|
|
if (err) {
|
|
|
|
dev_err(dev, "Failed to claim IRQ %u\n", data->irq);
|
|
|
|
err = -EBUSY;
|
|
|
|
goto exit_release_sbase;
|
|
|
|
}
|
|
|
|
|
2009-09-22 00:04:53 +00:00
|
|
|
device_init_wakeup(&device->dev, 1);
|
|
|
|
|
2010-02-24 10:08:29 +00:00
|
|
|
wbcir_init_hw(data);
|
2009-09-22 00:04:53 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
exit_release_sbase:
|
|
|
|
release_region(data->sbase, SP_IOMEM_LEN);
|
|
|
|
exit_release_ebase:
|
|
|
|
release_region(data->ebase, EHFUNC_IOMEM_LEN);
|
|
|
|
exit_release_wbase:
|
|
|
|
release_region(data->wbase, WAKEUP_IOMEM_LEN);
|
2012-11-02 12:13:56 +00:00
|
|
|
exit_unregister_device:
|
|
|
|
rc_unregister_device(data->dev);
|
2012-04-21 15:25:21 +00:00
|
|
|
exit_free_rc:
|
|
|
|
rc_free_device(data->dev);
|
|
|
|
exit_unregister_led:
|
|
|
|
led_classdev_unregister(&data->led);
|
|
|
|
exit_unregister_rxtrigger:
|
|
|
|
led_trigger_unregister_simple(data->rxtrigger);
|
|
|
|
exit_unregister_txtrigger:
|
|
|
|
led_trigger_unregister_simple(data->txtrigger);
|
2009-09-22 00:04:53 +00:00
|
|
|
exit_free_data:
|
|
|
|
kfree(data);
|
|
|
|
pnp_set_drvdata(device, NULL);
|
|
|
|
exit:
|
|
|
|
return err;
|
|
|
|
}
|
|
|
|
|
2012-12-21 21:17:53 +00:00
|
|
|
static void
|
2009-09-22 00:04:53 +00:00
|
|
|
wbcir_remove(struct pnp_dev *device)
|
|
|
|
{
|
|
|
|
struct wbcir_data *data = pnp_get_drvdata(device);
|
|
|
|
|
|
|
|
/* Disable interrupts */
|
2011-04-28 15:13:22 +00:00
|
|
|
wbcir_set_irqmask(data, WBCIR_IRQ_NONE);
|
2009-09-22 00:04:53 +00:00
|
|
|
free_irq(data->irq, device);
|
|
|
|
|
|
|
|
/* Clear status bits NEC_REP, BUFF, MSG_END, MATCH */
|
|
|
|
wbcir_set_bits(data->wbase + WBCIR_REG_WCEIR_STS, 0x17, 0x17);
|
|
|
|
|
|
|
|
/* Clear CEIR_EN */
|
|
|
|
wbcir_set_bits(data->wbase + WBCIR_REG_WCEIR_CTL, 0x00, 0x01);
|
|
|
|
|
|
|
|
/* Clear BUFF_EN, END_EN, MATCH_EN */
|
|
|
|
wbcir_set_bits(data->wbase + WBCIR_REG_WCEIR_EV_EN, 0x00, 0x07);
|
|
|
|
|
2010-10-29 19:08:28 +00:00
|
|
|
rc_unregister_device(data->dev);
|
2009-09-22 00:04:53 +00:00
|
|
|
|
|
|
|
led_trigger_unregister_simple(data->rxtrigger);
|
|
|
|
led_trigger_unregister_simple(data->txtrigger);
|
|
|
|
led_classdev_unregister(&data->led);
|
|
|
|
|
|
|
|
/* This is ok since &data->led isn't actually used */
|
|
|
|
wbcir_led_brightness_set(&data->led, LED_OFF);
|
|
|
|
|
|
|
|
release_region(data->wbase, WAKEUP_IOMEM_LEN);
|
|
|
|
release_region(data->ebase, EHFUNC_IOMEM_LEN);
|
|
|
|
release_region(data->sbase, SP_IOMEM_LEN);
|
|
|
|
|
|
|
|
kfree(data);
|
|
|
|
|
|
|
|
pnp_set_drvdata(device, NULL);
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct pnp_device_id wbcir_ids[] = {
|
|
|
|
{ "WEC1022", 0 },
|
|
|
|
{ "", 0 }
|
|
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(pnp, wbcir_ids);
|
|
|
|
|
|
|
|
static struct pnp_driver wbcir_driver = {
|
|
|
|
.name = WBCIR_NAME,
|
|
|
|
.id_table = wbcir_ids,
|
|
|
|
.probe = wbcir_probe,
|
2012-12-21 21:17:53 +00:00
|
|
|
.remove = wbcir_remove,
|
2009-09-22 00:04:53 +00:00
|
|
|
.suspend = wbcir_suspend,
|
|
|
|
.resume = wbcir_resume,
|
|
|
|
.shutdown = wbcir_shutdown
|
|
|
|
};
|
|
|
|
|
|
|
|
static int __init
|
|
|
|
wbcir_init(void)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
switch (protocol) {
|
|
|
|
case IR_PROTOCOL_RC5:
|
|
|
|
case IR_PROTOCOL_NEC:
|
|
|
|
case IR_PROTOCOL_RC6:
|
|
|
|
break;
|
|
|
|
default:
|
2011-08-21 22:56:47 +00:00
|
|
|
pr_err("Invalid power-on protocol\n");
|
2009-09-22 00:04:53 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
ret = pnp_register_driver(&wbcir_driver);
|
|
|
|
if (ret)
|
2011-08-21 22:56:47 +00:00
|
|
|
pr_err("Unable to register driver\n");
|
2009-09-22 00:04:53 +00:00
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __exit
|
|
|
|
wbcir_exit(void)
|
|
|
|
{
|
|
|
|
pnp_unregister_driver(&wbcir_driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
module_init(wbcir_init);
|
|
|
|
module_exit(wbcir_exit);
|
|
|
|
|
2011-12-29 22:09:01 +00:00
|
|
|
MODULE_AUTHOR("David Härdeman <david@hardeman.nu>");
|
2010-10-29 19:08:28 +00:00
|
|
|
MODULE_DESCRIPTION("Winbond SuperI/O Consumer IR Driver");
|
|
|
|
MODULE_LICENSE("GPL");
|