97 lines
2.8 KiB
C
97 lines
2.8 KiB
C
|
/*
|
||
|
|
* A collection of structures, addresses, and values associated with
|
||
|
|
* the RPCG RPX-Lite board. Copied from the MBX stuff.
|
||
|
|
*
|
||
|
|
* Copyright (c) 1998 Dan Malek (dmalek@jlc.net)
|
||
|
|
*/
|
||
|
|
#ifdef __KERNEL__
|
||
|
|
#ifndef __MACH_RPX_DEFS
|
||
|
|
#define __MACH_RPX_DEFS
|
||
|
|
|
||
|
|
#include <linux/config.h>
|
||
|
|
|
||
|
|
#ifndef __ASSEMBLY__
|
||
|
|
/* A Board Information structure that is given to a program when
|
||
|
|
* prom starts it up.
|
||
|
|
*/
|
||
|
|
typedef struct bd_info {
|
||
|
|
unsigned int bi_memstart; /* Memory start address */
|
||
|
|
unsigned int bi_memsize; /* Memory (end) size in bytes */
|
||
|
|
unsigned int bi_intfreq; /* Internal Freq, in Hz */
|
||
|
|
unsigned int bi_busfreq; /* Bus Freq, in Hz */
|
||
|
|
unsigned char bi_enetaddr[6];
|
||
|
|
unsigned int bi_baudrate;
|
||
|
|
} bd_t;
|
||
|
|
|
||
|
|
extern bd_t m8xx_board_info;
|
||
|
|
|
||
|
|
/* Memory map is configured by the PROM startup.
|
||
|
|
* We just map a few things we need. The CSR is actually 4 byte-wide
|
||
|
|
* registers that can be accessed as 8-, 16-, or 32-bit values.
|
||
|
|
*/
|
||
|
|
#define RPX_CSR_ADDR ((uint)0xfa400000)
|
||
|
|
#define RPX_CSR_SIZE ((uint)(4 * 1024))
|
||
|
|
#define IMAP_ADDR ((uint)0xfa200000)
|
||
|
|
#define IMAP_SIZE ((uint)(64 * 1024))
|
||
|
|
#define PCMCIA_MEM_ADDR ((uint)0x04000000)
|
||
|
|
#define PCMCIA_MEM_SIZE ((uint)(64 * 1024))
|
||
|
|
#define PCMCIA_IO_ADDR ((uint)0x04400000)
|
||
|
|
#define PCMCIA_IO_SIZE ((uint)(4 * 1024))
|
||
|
|
|
||
|
|
/* Things of interest in the CSR.
|
||
|
|
*/
|
||
|
|
#define BCSR0_ETHEN ((uint)0x80000000)
|
||
|
|
#define BCSR0_ETHLPBK ((uint)0x40000000)
|
||
|
|
#define BCSR0_COLTESTDIS ((uint)0x20000000)
|
||
|
|
#define BCSR0_FULLDPLXDIS ((uint)0x10000000)
|
||
|
|
#define BCSR0_LEDOFF ((uint)0x08000000)
|
||
|
|
#define BCSR0_USBDISABLE ((uint)0x04000000)
|
||
|
|
#define BCSR0_USBHISPEED ((uint)0x02000000)
|
||
|
|
#define BCSR0_USBPWREN ((uint)0x01000000)
|
||
|
|
#define BCSR0_PCMCIAVOLT ((uint)0x000f0000)
|
||
|
|
#define BCSR0_PCMCIA3VOLT ((uint)0x000a0000)
|
||
|
|
#define BCSR0_PCMCIA5VOLT ((uint)0x00060000)
|
||
|
|
|
||
|
|
#define BCSR1_IPB5SEL ((uint)0x00100000)
|
||
|
|
#define BCSR1_PCVCTL4 ((uint)0x00080000)
|
||
|
|
#define BCSR1_PCVCTL5 ((uint)0x00040000)
|
||
|
|
#define BCSR1_PCVCTL6 ((uint)0x00020000)
|
||
|
|
#define BCSR1_PCVCTL7 ((uint)0x00010000)
|
||
|
|
|
||
|
|
#if defined(CONFIG_HTDMSOUND)
|
||
|
|
#include <platforms/rpxhiox.h>
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* define IO_BASE for pcmcia */
|
||
|
|
#define _IO_BASE 0x80000000
|
||
|
|
#define _IO_BASE_SIZE 0x1000
|
||
|
|
|
||
|
|
#ifdef CONFIG_IDE
|
||
|
|
# define MAX_HWIFS 1
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* CPM Ethernet through SCCx.
|
||
|
|
*
|
||
|
|
* This ENET stuff is for the MPC850 with ethernet on SCC2. Some of
|
||
|
|
* this may be unique to the RPX-Lite configuration.
|
||
|
|
* Note TENA is on Port B.
|
||
|
|
*/
|
||
|
|
#define PA_ENET_RXD ((ushort)0x0004)
|
||
|
|
#define PA_ENET_TXD ((ushort)0x0008)
|
||
|
|
#define PA_ENET_TCLK ((ushort)0x0200)
|
||
|
|
#define PA_ENET_RCLK ((ushort)0x0800)
|
||
|
|
#define PB_ENET_TENA ((uint)0x00002000)
|
||
|
|
#define PC_ENET_CLSN ((ushort)0x0040)
|
||
|
|
#define PC_ENET_RENA ((ushort)0x0080)
|
||
|
|
|
||
|
|
#define SICR_ENET_MASK ((uint)0x0000ff00)
|
||
|
|
#define SICR_ENET_CLKRT ((uint)0x00003d00)
|
||
|
|
|
||
|
|
/* We don't use the 8259.
|
||
|
|
*/
|
||
|
|
#define NR_8259_INTS 0
|
||
|
|
|
||
|
|
#endif /* !__ASSEMBLY__ */
|
||
|
|
#endif /* __MACH_RPX_DEFS */
|
||
|
|
#endif /* __KERNEL__ */
|