2006-09-27 07:43:28 +00:00
|
|
|
/*
|
|
|
|
* Generic SH-4 / SH-4A PCIC operations (SH7751, SH7780).
|
|
|
|
*
|
|
|
|
* Copyright (C) 2002 - 2006 Paul Mundt
|
|
|
|
*
|
|
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
|
|
* License v2. See the file "COPYING" in the main directory of this archive
|
|
|
|
* for more details.
|
|
|
|
*/
|
|
|
|
#include <linux/pci.h>
|
|
|
|
#include <asm/addrspace.h>
|
|
|
|
#include <asm/io.h>
|
|
|
|
#include "pci-sh4.h"
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Direct access to PCI hardware...
|
|
|
|
*/
|
|
|
|
#define CONFIG_CMD(bus, devfn, where) \
|
|
|
|
P1SEGADDR((bus->number << 16) | (devfn << 8) | (where & ~3))
|
|
|
|
|
|
|
|
static DEFINE_SPINLOCK(sh4_pci_lock);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Functions for accessing PCI configuration space with type 1 accesses
|
|
|
|
*/
|
|
|
|
static int sh4_pci_read(struct pci_bus *bus, unsigned int devfn,
|
|
|
|
int where, int size, u32 *val)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
u32 data;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* PCIPDR may only be accessed as 32 bit words,
|
|
|
|
* so we must do byte alignment by hand
|
|
|
|
*/
|
|
|
|
spin_lock_irqsave(&sh4_pci_lock, flags);
|
|
|
|
pci_write_reg(CONFIG_CMD(bus, devfn, where), SH4_PCIPAR);
|
|
|
|
data = pci_read_reg(SH4_PCIPDR);
|
|
|
|
spin_unlock_irqrestore(&sh4_pci_lock, flags);
|
|
|
|
|
|
|
|
switch (size) {
|
|
|
|
case 1:
|
|
|
|
*val = (data >> ((where & 3) << 3)) & 0xff;
|
|
|
|
break;
|
|
|
|
case 2:
|
|
|
|
*val = (data >> ((where & 2) << 3)) & 0xffff;
|
|
|
|
break;
|
|
|
|
case 4:
|
|
|
|
*val = data;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return PCIBIOS_FUNC_NOT_SUPPORTED;
|
|
|
|
}
|
|
|
|
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Since SH4 only does 32bit access we'll have to do a read,
|
|
|
|
* mask,write operation.
|
|
|
|
* We'll allow an odd byte offset, though it should be illegal.
|
|
|
|
*/
|
|
|
|
static int sh4_pci_write(struct pci_bus *bus, unsigned int devfn,
|
|
|
|
int where, int size, u32 val)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
int shift;
|
|
|
|
u32 data;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&sh4_pci_lock, flags);
|
|
|
|
pci_write_reg(CONFIG_CMD(bus, devfn, where), SH4_PCIPAR);
|
|
|
|
data = pci_read_reg(SH4_PCIPDR);
|
|
|
|
spin_unlock_irqrestore(&sh4_pci_lock, flags);
|
|
|
|
|
|
|
|
switch (size) {
|
|
|
|
case 1:
|
|
|
|
shift = (where & 3) << 3;
|
|
|
|
data &= ~(0xff << shift);
|
|
|
|
data |= ((val & 0xff) << shift);
|
|
|
|
break;
|
|
|
|
case 2:
|
|
|
|
shift = (where & 2) << 3;
|
|
|
|
data &= ~(0xffff << shift);
|
|
|
|
data |= ((val & 0xffff) << shift);
|
|
|
|
break;
|
|
|
|
case 4:
|
|
|
|
data = val;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return PCIBIOS_FUNC_NOT_SUPPORTED;
|
|
|
|
}
|
|
|
|
|
|
|
|
pci_write_reg(data, SH4_PCIPDR);
|
|
|
|
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
|
|
}
|
|
|
|
|
|
|
|
struct pci_ops sh4_pci_ops = {
|
|
|
|
.read = sh4_pci_read,
|
|
|
|
.write = sh4_pci_write,
|
|
|
|
};
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Not really related to pci_ops, but it's common and not worth shoving
|
|
|
|
* somewhere else for now..
|
|
|
|
*/
|
|
|
|
static unsigned int pci_probe = PCI_PROBE_CONF1;
|
|
|
|
|
|
|
|
int __init sh4_pci_check_direct(void)
|
|
|
|
{
|
|
|
|
/*
|
|
|
|
* Check if configuration works.
|
|
|
|
*/
|
|
|
|
if (pci_probe & PCI_PROBE_CONF1) {
|
|
|
|
unsigned int tmp = pci_read_reg(SH4_PCIPAR);
|
|
|
|
|
|
|
|
pci_write_reg(P1SEG, SH4_PCIPAR);
|
|
|
|
|
|
|
|
if (pci_read_reg(SH4_PCIPAR) == P1SEG) {
|
|
|
|
pci_write_reg(tmp, SH4_PCIPAR);
|
|
|
|
printk(KERN_INFO "PCI: Using configuration type 1\n");
|
|
|
|
request_region(PCI_REG(SH4_PCIPAR), 8, "PCI conf1");
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
pci_write_reg(tmp, SH4_PCIPAR);
|
|
|
|
}
|
|
|
|
|
|
|
|
pr_debug("PCI: pci_check_direct failed\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Handle generic fixups */
|
|
|
|
static void __init pci_fixup_ide_bases(struct pci_dev *d)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* PCI IDE controllers use non-standard I/O port decoding, respect it.
|
|
|
|
*/
|
|
|
|
if ((d->class >> 8) != PCI_CLASS_STORAGE_IDE)
|
|
|
|
return;
|
|
|
|
pr_debug("PCI: IDE base address fixup for %s\n", pci_name(d));
|
|
|
|
for(i = 0; i < 4; i++) {
|
|
|
|
struct resource *r = &d->resource[i];
|
|
|
|
|
|
|
|
if ((r->start & ~0x80) == 0x374) {
|
|
|
|
r->start |= 2;
|
|
|
|
r->end = r->start;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
DECLARE_PCI_FIXUP_HEADER(PCI_ANY_ID, PCI_ANY_ID, pci_fixup_ide_bases);
|
|
|
|
|
|
|
|
char * __init pcibios_setup(char *str)
|
|
|
|
{
|
|
|
|
if (!strcmp(str, "off")) {
|
|
|
|
pci_probe = 0;
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
return str;
|
|
|
|
}
|
2007-03-28 15:04:39 +00:00
|
|
|
|
|
|
|
int __attribute__((weak)) pci_fixup_pcic(void)
|
|
|
|
{
|
|
|
|
/* Nothing to do. */
|
|
|
|
return 0;
|
|
|
|
}
|